PACT 2005: Saint Louis, MO, USA

14th International Conference on Parallel Architecture and Compilation Techniques (PACT 2005), 17-21 September 2005, St. Louis, MO, USA. IEEE Computer Society 2005, ISBN 0-7695-2429-X BibTeX

Introduction

Message from the General Chair.
Electronic Edition (link) BibTeX
Message from the Program Chair.
Electronic Edition (link) BibTeX
Tutorials and Workshops.
Electronic Edition (link) BibTeX
Committees.
Electronic Edition (link) BibTeX
Reviewers.
Electronic Edition (link) BibTeX

Keynote Address

Justin R. Rattner:
Multi-Core to the Masses. 3
Electronic Edition (link) BibTeX

Profiling

Erez Perelman, Trishul M. Chilimbi, Brad Calder:
Variational Path Profiling. 7-16
Electronic Edition (link) BibTeX
Sriraman Tallam, Rajiv Gupta, Xiangyu Zhang:
Extended Whole Program Paths. 17-26
Electronic Edition (link) BibTeX
Changpeng Fang, Steve Carr, Soner Önder, Zhenlin Wang:
Instruction Based Memory Distance Analysis and its Application. 27-37
Electronic Edition (link) BibTeX
Hussam Mousa, Chandra Krintz:
HPS: Hybrid Profiling Support. 38-50
Electronic Edition (link) BibTeX

CMPs and Consistency

John D. Davis, James Laudon, Kunle Olukotun:
Maximizing CMP Throughput with Mediocre Cores. 51-62
Electronic Edition (link) BibTeX
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Brian D. Carlstrom, Lance Hammond, Christos Kozyrakis, Kunle Olukotun:
Characterization of TCC on Chip-Multiprocessors. 63-74
Electronic Edition (link) BibTeX
Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Chris Gniady, Anastassia Ailamaki, Babak Falsafi:
Store-Ordered Streaming of Shared Memory. 75-86
Electronic Edition (link) BibTeX

Dynamic Optimization (Track I)

Weifeng Zhang, Brad Calder, Dean M. Tullsen:
An Event-Driven Multithreaded Dynamic Optimization Framework. 87-98
Electronic Edition (link) BibTeX
Yonghong Song, Spiros Kalogeropulos, Partha Tirumalai:
Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors. 99-109
Electronic Edition (link) BibTeX
Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abella, Antonio González, Oguz Ergin:
Compiler Directed Early Register Release. 110-122
Electronic Edition (link) BibTeX

Compiler Analysis A (Track II)

Masayo Haneda, Peter M. W. Knijnenburg, Harry A. G. Wijshoff:
Automatic Selection of Compiler Options Using Non-parametric Inferential Statistics. 123-132
Electronic Edition (link) BibTeX
Swarup Kumar Sahoo, Gagan Agrawal:
Data Centric Transformations on Non-Integer Iteration Spaces. 133-142
Electronic Edition (link) BibTeX
Konstantinos Kyriakopoulos, Kleanthis Psarris:
Efficient Techniques for Advanced Data Dependence Analysis. 143-156
Electronic Edition (link) BibTeX

Keynote Address

Guy L. Steele Jr.:
Parallel Programming and Parallel Abstractions in Fortress. 157
Electronic Edition (link) BibTeX

Compiling for Novel Architectures

Alexandre E. Eichenberger, Kathryn M. O'Brien, Kevin O'Brien, Peng Wu, Tong Chen, Peter H. Oden, Daniel A. Prener, Janice C. Shepherd, Byoungro So, Zehra Sura, Amy Wang, Tao Zhang, Peng Zhao, Michael Gschwind:
Optimizing Compiler for the CELL Processor. 161-172
Electronic Edition (link) BibTeX
Ben Wun, Jeremy Buhler, Patrick Crowley:
Exploiting Coarse-Grained Parallelism to Accelerate Protein Motif Finding with a Network Processor. 173-184
Electronic Edition (link) BibTeX
Changhao Jiang, Marc Snir:
Automatic Tuning Matrix Multiplication Performance on Graphics Hardware. 185-196
Electronic Edition (link) BibTeX

VLIW and Performance Analysis

Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael S. Schlansker:
A Distributed Control Path Architecture for VLIW Processors. 197-206
Electronic Edition (link) BibTeX
Enric Gibert, Jaume Abella, F. Jesús Sánchez, Xavier Vera, Antonio González:
Variable-Based Multi-module Data Caches for Clustered VLIW Processors. 207-217
Electronic Edition (link) BibTeX
Nathan L. Binkert, Lisa R. Hsu, Ali G. Saidi, Ronald G. Dreslinski, Andrew L. Schultz, Steven K. Reinhardt:
Performance Analysis of System Overheads in TCP/IP Workloads. 218-230
Electronic Edition (link) BibTeX

Microarchitecture (Track I)

Huiyang Zhou:
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window. 231-242
Electronic Edition (link) BibTeX
Gabriel H. Loh:
A Simple Divide-and-Conquer Approach for Neural-Class Branch Prediction. 243-254
Electronic Edition (link) BibTeX
Michael Behar, Avi Mendelson, Avinoam Kolodny:
Trace Cache Sampling Filter. 255-266
Electronic Edition (link) BibTeX

Compiler Analysis B (Track II)

Wei-Yu Chen, Costin Iancu, Katherine A. Yelick:
Communication Optimizations for Fine-Grained UPC Applications. 267-278
Electronic Edition (link) BibTeX
Costin Iancu, Parry Husbands, Paul Hargrove:
HUNTing the Overlap. 279-290
Electronic Edition (link) BibTeX
Patrick Carribault, Albert Cohen, William Jalby:
Deep Jam: Conversion of Coarse-Grain Parallelism to Instruction-Level and Vector Parallelism for Irregular Applications. 291-302
Electronic Edition (link) BibTeX

Reliability and Fault Tolerance

Andreas Moshovos, Alexandros Kostopoulos:
Memory State Compressors for Giga-Scale Checkpoint/Restore. 303-314
Electronic Edition (link) BibTeX
M. Wasiur Rashid, Edwin J. Tan, Michael C. Huang, David H. Albonesi:
Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance. 315-328
Electronic Edition (link) BibTeX

Memory

Lian Li, Lin Gao, Jingling Xue:
Memory Coloring: A Compiler Approach for Scratchpad Memory Management. 329-338
Electronic Edition (link) BibTeX
Calin Cascaval, Evelyn Duesterwald, Peter F. Sweeney, Robert W. Wisniewski:
Multiple Page Size Modeling and Optimization. 339-349
Electronic Edition (link) BibTeX
Ilya Ganusov, Martin Burtscher:
Future Execution: A Hardware Prefetching Technique for Chip Multiprocessors. 350-360
Electronic Edition (link) BibTeX