Volume 4,
Number 1,
February 1992
- Miguel Valero-García, Juan J. Navarro, José María Llabería, Mateo Valero, Tomás Lang:
A method for implementation of one-dimensional systolic algorithms with data contraflow using pipelined functional units.
7-25
Electronic Edition (link) BibTeX
- Philippe Clauss, Catherine Mongenet, Guy-René Perrin:
Calculus of space-optimal mappings of systolic algorithms on processor arrays.
27-36
Electronic Edition (link) BibTeX
- G. Jack Lipovski:
A four megabit Dynamic Systolic Associative Memory chip.
37-51
Electronic Edition (link) BibTeX
- C. F. T. Tang, K. J. Ray Liu, S. F. Hsieh, Kung Yao:
VLSI algorithms and architectures for complex householder transformation with applications to array processing.
53-68
Electronic Edition (link) BibTeX
- Jean-Marc Delosme:
Bit-level systolic algorithms for real symmetric and Hermitian eigenvalue problems.
69-88
Electronic Edition (link) BibTeX
- Christian Lengauer, Jingling Xue:
A systolic array for pyramidal algorithms.
89
Electronic Edition (link) BibTeX
Volume 4,
Numbers 2-3,
May 1992
- Kung Yao:
Introduction.
95-96
Electronic Edition (link) BibTeX
- Xiaoxiong Zhong, Sanjay V. Rajopadhye:
Quasi-Linear allocation functions for efficient array design.
97-110
Electronic Edition (link) BibTeX
- K. Wojtek Przytula, Viktor K. Prasanna, Wei-Ming Lin:
Parallel implementation of neural networks.
111-123
Electronic Edition (link) BibTeX
- Yin-Tsung Hwang, Yu Hen Hu:
MSSM - A design aid for multi-stage systolic mapping.
125-145
Electronic Edition (link) BibTeX
- Magdy A. Bayoumi, Padma Rao, Bassem A. Alhalabi:
VLSI parallel architecture for Kalman filterAn algorithm specific approach.
147-163
Electronic Edition (link) BibTeX
- Earl E. Swartzlander Jr., Vijay K. Jain, Hiroomi Hikawa:
A radix-8 wafer scale FFT processor.
165-176
Electronic Edition (link) BibTeX
- Hosahalli R. Srinivas, Keshab K. Parhi:
High-speed VLSI arithmetic processor architectures using hybrid number representation.
177-198
Electronic Edition (link) BibTeX
- Paul M. Chau, Scott R. Powell:
Power dissipation of VLSI array processing systems.
199-212
Electronic Edition (link) BibTeX
- Linda Kwai-Lin Lau, Rajeev Jain, Henry Samueli, Henry T. Nicholas III, Etan G. Cohen:
DDFSGEN.
213-226
Electronic Edition (link) BibTeX
- M. Yan, John V. McCanny:
Systolic inner product arrays with automatic word rounding.
227-242
Electronic Edition (link) BibTeX
- Mark G. Arnold, Thomas A. Bailey, John R. Cowles, Jerry J. Cupal:
Initializing RAM-based logarithmic processors.
243-252
Electronic Edition (link) BibTeX
Volume 4,
Number 4,
November 1992
- Michaël F. X. B. van Swaaij, Francky Catthoor, Hugo De Man:
Nonlinear transformations for high level regular array ASIC synthesis.
259-268
Electronic Edition (link) BibTeX
- Rajinder Jit Singh, John V. McCanny:
High performance VLSI architecture for Wave Digital Filtering.
269-278
Electronic Edition (link) BibTeX
- Xiaoxiong Zhong, Sanjay V. Rajopadhye, Ivan Wong:
Systematic generation of linear allocation functions in systolic array design.
279-293
Electronic Edition (link) BibTeX
- Anna Antola, Roberto M. Negrini, Mariagiovanna Sami, Nello Scarabottolo:
Fault tolerance in FFT arrays: Time redundancy approaches.
295-316
Electronic Edition (link) BibTeX
- Jung Hwan Kim, Phill K. Rhee:
A resource-efficient reconfiguration algorithm of VLSI 2-D processor arrays.
317-330
Electronic Edition (link) BibTeX
- Edwin Hsing-Mean Sha, Kenneth Steiglitz:
Error detection in arrays via dependency graphs.
331-342
Electronic Edition (link) BibTeX
- Tatyana D. Roziner, Mark G. Karpovsky:
Multidimensional fourier transforms by systolic architectures.
343-354
Electronic Edition (link) BibTeX
- K. S. Arun, D. R. Wagner:
High-speed digital filtering: Structures and finite wordlength effects.
355-370
Electronic Edition (link) BibTeX
- Zhi-Jian (Alex) Mou:
A study of VLSI symmetric FIR filter structures.
371-377
Electronic Edition (link) BibTeX
Copyright © Sun May 17 00:31:40 2009
by Michael Ley (ley@uni-trier.de)