dblp.uni-trier.dewww.uni-trier.de

Hiroomi Hikawa

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
16EEHirotada Fujimura, Yuuichi Sakai, Hiroomi Hikawa: Japanese Hand Sign Recognition System. ICONIP (1) 2007: 983-992
15EEHiroomi Hikawa, Kaori Kugimiya: A New Hardware Friendly Vector Distance Evaluation Function for Vector Classifiers. ICONIP (2) 2007: 137-146
14EEHiroomi Hikawa, Shigeki Matsubara: Pseudo RBF Network for Position Independent Hand Posture Recognition System. IJCNN 2007: 1049-1054
13EEHiroomi Hikawa, Taku Miyanishi, Kousuke Tamaya: Performance Comparison of SOM Based Hybrid Hardware Classifiers. IJCNN 2007: 1091-1096
12EEHiroomi Hikawa, Kazutoshi Harada, Takenori Hirabayashi: Hardware Feedback Self-Organizing Map and its Application to Mobile Robot Location Identification. JACIII 11(8): 937-945 (2007)
2006
11EEHiroomi Hikawa: Vector Quantization System Based on Scalar SOM/AND-OR Hybrid Network. IJCNN 2006: 1489-1496
2005
10EEHiroomi Hikawa: FPGA implementation of self organizing map with digital phase locked loops. Neural Networks 18(5-6): 514-522 (2005)
2004
9 Hiroomi Hikawa: Direct digital frequency synthesizer with multi-stage linear interpolation. ISCAS (4) 2004: 233-236
2003
8EEHiroomi Hikawa: Pulse mode neuron with leakage integrator and additive random noise. ISCAS (5) 2003: 821-824
7EEHiroomi Hikawa: A multilayer neural network with pulse position modulation. Systems and Computers in Japan 34(13): 36-46 (2003)
2000
6EEHiroomi Hikawa: Pulse Mode Multilayer Neural Network with Floating Point Operation and On-Chip Learning. IJCNN (2) 2000: 71-80
5EEHiroomi Hikawa: An efficient three-valued multilayer neural network with on-chip learning suitable for hardware implementation. Systems and Computers in Japan 31(4): 43-51 (2000)
1999
4EEHiroomi Hikawa: An efficient pulse mode multilayer neural network. ISCAS (5) 1999: 367-370
1994
3 Vijay K. Jain, Hiroomi Hikawa: Parallel Architecture for Universal Digital Signal Processing. HICSS (1) 1994: 114-123
1992
2 Vijay K. Jain, Hiroomi Hikawa, David C. Keezer: An Architecture for WSI Rapid Prototyping. IEEE Computer 25(4): 71-75 (1992)
1EEEarl E. Swartzlander Jr., Vijay K. Jain, Hiroomi Hikawa: A radix-8 wafer scale FFT processor. VLSI Signal Processing 4(2-3): 165-176 (1992)

Coauthor Index

1Hirotada Fujimura [16]
2Kazutoshi Harada [12]
3Takenori Hirabayashi [12]
4Vijay K. Jain [1] [2] [3]
5David C. Keezer [2]
6Kaori Kugimiya [15]
7Shigeki Matsubara [14]
8Taku Miyanishi [13]
9Yuuichi Sakai [16]
10Earl E. Swartzlander Jr. [1]
11Kousuke Tamaya [13]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)