dblp.uni-trier.dewww.uni-trier.de

Alexander Thomas

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
15EESven Eisenhardt, Thomas Schweizer, Julio A. de Oliveira Filho, Tobias Oppold, Wolfgang Rosenstiel, Alexander Thomas, Jürgen Becker, Frank Hannig, Dmitrij Kissler, Hritam Dutta, Jürgen Teich, Heiko Hinkelmann, Peter Zipf, Manfred Glesner: Coarse-grained reconfiguration. FPL 2008: 349
2007
14EEAlexander Thomas, Vittorio Ferrari, Bastian Leibe, Tinne Tuytelaars, Luc J. Van Gool: Depth-From-Recognition: Inferring Meta-data by Cognitive Feedback. ICCV 2007: 1-8
13EEAlexander Thomas, Jürgen Becker: New Adaptive Multi-grained Hardware Architecture for Processing of Dynamic Function Patterns (Neue adaptive multi-granulare Hardwarearchitektur). it - Information Technology 49(3): 165- (2007)
2006
12EEAlexander Thomas, Vittorio Ferrari, Bastian Leibe, Tinne Tuytelaars, Bernt Schiele, Luc J. Van Gool: Towards Multi-View Object Class Detection. CVPR (2) 2006: 1589-1596
2005
11 Alexander Thomas: Design of a Dynamic Reconfigurable Multi-Grained Hardware Architecture with Adaptive Runtime Routing. FPL 2005: 745-746
10EEAlexander Thomas, Jürgen Becker: Multi-Grained Reconfigurable Datapath Structures for Online-Adaptive Reconfigurable Hardware Architectures. ISVLSI 2005: 118-123
9 Jürgen Becker, Michael Hübner, Katarina Paulsson, Alexander Thomas: Dynamic Reconfiguration On-Demand: Real-time Adaptivity in Next Generation Microelectronics. ReCoSoC 2005: 35-42
8EEJürgen Becker, Alexander Thomas: Scalable Processor Instruction Set Extension. IEEE Design & Test of Computers 22(2): 136-148 (2005)
2004
7 Alexander Thomas, Jürgen Becker: Aufbau- und Strukturkonzepte einer adaptive multigranularen rekonfigurierbaren Hardwarearchitektur. ARCS Workshops 2004: 165-174
6EEAlexander Thomas, Jürgen Becker: Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures. FPL 2004: 115-124
5EEAlexander Thomas, Thomas Zander, Jürgen Becker: Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures. SBCCI 2004: 141-146
2003
4EEJürgen Becker, Alexander Thomas, Martin Vorbach, Volker Baumgarten: An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-Based Architecture Integration. DATE 2003: 11120-11121
3EEJens E. Becker, Carsten Bieser, Alexander Thomas, Klaus D. Müller-Glaser, Jürgen Becker: Hardware/Software Co-Training by FPGA/ASIC Synthesis and programming of a RISC Microprocessor-Core. MSE 2003: 134-135
2EEJürgen Becker, Alexander Thomas, Maik Scheer: Efficient Processor Instruction Set Extension by Asynchronous Reconfigurable Datapath Integration. SBCCI 2003: 237-242
1 Jürgen Becker, Alexander Thomas, Maik Scheer: Datapath and Compiler Integration of Coarse-grain Reconfigurable XPP-Arrays into Pipelined RISC Processors. VLSI-SOC 2003: 288-

Coauthor Index

1Volker Baumgarten [4]
2Jens E. Becker [3]
3Jürgen Becker [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [13] [15]
4Carsten Bieser [3]
5Hritam Dutta [15]
6Sven Eisenhardt [15]
7Vittorio Ferrari [12] [14]
8Julio A. de Oliveira Filho [15]
9Manfred Glesner [15]
10Luc J. Van Gool [12] [14]
11Frank Hannig [15]
12Heiko Hinkelmann [15]
13Michael Hübner [9]
14Dmitrij Kissler [15]
15Bastian Leibe [12] [14]
16Klaus D. Müller-Glaser [3]
17Tobias Oppold [15]
18Katarina Paulsson [9]
19Wolfgang Rosenstiel [15]
20Maik Scheer [1] [2]
21Bernt Schiele [12]
22Thomas Schweizer [15]
23Jürgen Teich [15]
24Tinne Tuytelaars [12] [14]
25Martin Vorbach [4]
26Thomas Zander [5]
27Peter Zipf [15]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)