dblp.uni-trier.dewww.uni-trier.de

Ming-Hwa Sheu

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
24EEChung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw, Zeng-chuan Wu: The efficient VLSI design of BI-CUBIC convolution interpolation for digital image processing. ISCAS 2008: 480-483
23EEJin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu: Low Complexity Dual-Mode Pulse Generator Designs. IEICE Transactions 91-A(7): 1812-1815 (2008)
22EESu-Hon Lin, Ming-Hwa Sheu: Area-Time Efficient Modulo 2n - 1 Adder Design Using Hybrid Carry Selection. IEICE Transactions 91-D(2): 361-362 (2008)
21EESu-Hon Lin, Ming-Hwa Sheu, Chao-Hsiang Wang: Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2n, 2n+1 - 1, 2n - 1). IEICE Transactions 91-D(7): 2058-2060 (2008)
2007
20EEShyue-Wen Yang, Ming-Hwa Sheu, Chun-Kai Yeh, Chih-Yuen Wen, Chih-Chieh Lin, Wen-Kai Tsai: Fast Fair Crossbar Scheduler for On-chip Router. ISCAS 2007: 385-388
19EEChung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chih-Jen Wei, Chishyan Liaw: A High-Performance Architecture of Motion Adaptive De-interlacing with Reliable Interfield Information. IEICE Transactions 90-A(11): 2575-2583 (2007)
2006
18EEChung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chih-Jen Wei: The VLSI Design of Motion Adaptive De-interlacing with Horizontal and Vertical Motions Detection. APCCAS 2006: 1587-1590
17EESu-Hon Lin, Ming-Hwa Sheu, Jing-Shiun Lin, Wen-Tsai Sheu: Efficient VLSI Design for RNS Reverse Converter Based on New Moduli Set (2n-1, 2n+1, 22n+1). APCCAS 2006: 2020-2023
16EEYin-Tsung Hwang, Jin-Fa Lin, Ming-Hwa Sheu, Chia-Jen Sheu: Low Power Multiplier Designs Based on Improved Column Bypassing Schemes. APCCAS 2006: 594-597
15EEChung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw, Ming-che Chen: Film-to-Video Conversion with Scene Cut Detection. ICICIC (1) 2006: 285-289
14EEJin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu, Cheng-Che Ho: A high speed and energy efficient full adder design using complementary & level restoring carry logic. ISCAS 2006
13EEChung-Chi Lin, Chih-Jen Wei, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw: The VLSI design of de-interlacing with scene change detection. ISCAS 2006
2005
12EEShyue-Wen Yang, Ming-Hwa Sheu, Hsien-Huang P. Wu, Hung-En Chien, Ping-Kuo Weng, Ying-Yih Wu: VLSI architecture design for a fast parallel label assignment in binary image. ISCAS (3) 2005: 2393-2396
11EEHsien-Huang P. Wu, Ming-Hwa Sheu, Tung-Yu Yang: Directional interpolation for field-sequential stereoscopic video. ISCAS (3) 2005: 2879-2882
10EEChung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw: Motion Adaptive De-interlacing with Horizontal and Vertical Motions Detection. PCM (1) 2005: 291-302
2003
9EEChichyang Chen, Rui-Lin Chen, Ming-Hwa Sheu: A Fast Additive Normalization Method for Exponential Computation. DSD 2003: 286-293
2002
8EEMing-Hwa Sheu, Su-Hon Lin: Fast design approach for implementing the approximate squaring function. APCCAS (2) 2002: 25-29
2001
7EEChien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu: VLSI architecture of extended in-place path metric update for Viterbi decoders. ISCAS (4) 2001: 206-209
6EEMing-Hwa Sheu, Ho En Liao, Shih Tsung Kan, Ming-Der Shieh: A novel adaptive algorithm and VLSI design for frequency detection in noisy environment based on adaptive IIR filter. ISCAS (4) 2001: 446-449
5EEMing-Der Shieh, Ming-Hwa Sheu, Chung-Ho Chen, Hsin-Fu Lo: A Systematic Approach for Parallel CRC Computations. J. Inf. Sci. Eng. 17(3): 445-461 (2001)
2000
4EEMing-Der Shieh, Hsin-Fu Lo, Ming-Hwa Sheu: High-speed generation of LFSR signatures. Asian Test Symposium 2000: 222-
1999
3EEChe-Han Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu, Jia-Lin Sheu: A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. ISCAS (1) 1999: 500-503
1993
2 Ming-Hwa Sheu, Jhing-Fa Wang, Jau-Yien Lee, Lian-Ying Liu: An Expandable Chip Desing for Gray-scale Morphological Operations. ISCAS 1993: 1563-1566
1 Ming-Hwa Sheu, Jau-Yien Lee, Jhing-Fa Wang, An-Nan Suen, Lian-Ying Liu: A High Throughput-Rate Architecture for 8*8 2-D DCT. ISCAS 1993: 1578-1590

Coauthor Index

1Chichyang Chen [9]
2Chung-Ho Chen [5]
3Ming-che Chen [15]
4Rui-Lin Chen [9]
5Huann-Keng Chiang [10] [13] [15] [18] [19] [24]
6Hung-En Chien [12]
7Cheng-Che Ho [14]
8Yin-Tsung Hwang [14] [16] [23]
9Shih Tsung Kan [6]
10Jau-Yien Lee [1] [2]
11Ho En Liao [6]
12Chishyan Liaw [10] [13] [15] [19] [24]
13Chih-Chieh Lin [20]
14Chung-Chi Lin [10] [13] [15] [18] [19] [24]
15Jin-Fa Lin [14] [16] [23]
16Jing-Shiun Lin [17]
17Su-Hon Lin [8] [17] [21] [22]
18Lian-Ying Liu [1] [2]
19Hsin-Fu Lo [4] [5]
20Chia-Jen Sheu [16]
21Jia-Lin Sheu [3]
22Wen-Tsai Sheu [17]
23Ming-Der Shieh [3] [4] [5] [6] [7]
24An-Nan Suen [1]
25Wen-Kai Tsai [20]
26Chao-Hsiang Wang [21]
27Jhing-Fa Wang [1] [2]
28Chih-Jen Wei [13] [18] [19]
29Chih-Yuen Wen [20]
30Ping-Kuo Weng [12]
31Che-Han Wu [3]
32Chien-Hsing Wu [3] [7]
33Chien-Ming Wu [7]
34Hsien-Huang P. Wu [11] [12]
35Ying-Yih Wu [12]
36Zeng-chuan Wu [24]
37Shyue-Wen Yang [12] [20]
38Tung-Yu Yang [11]
39Chun-Kai Yeh [20]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)