dblp.uni-trier.dewww.uni-trier.de

Marco Re

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
34EESalvatore Pontarelli, Gian-Carlo Cardarilli, Marco Re, Adelio Salsano: A Novel Error Detection and Correction Technique for RNS Based FIR Filters. DFT 2008: 436-444
33EEGian-Carlo Cardarilli, Luca Di Nunzio, Marco Re, Alberto Nannarelli: ADAPTO: full-adder based reconfigurable architecture for bit level operations. ISCAS 2008: 3434-3437
2007
32EESalvatore Pontarelli, Luca Sterpone, Gian-Carlo Cardarilli, Marco Re, Matteo Sonza Reorda, Adelio Salsano, Massimo Violante: Optimization of Self Checking FIR filters by means of Fault Injection Analysis. DFT 2007: 96-104
31EESalvatore Pontarelli, Luca Sterpone, Gian-Carlo Cardarilli, Marco Re, Matteo Sonza Reorda, Adelio Salsano, Massimo Violante: Self Checking Circuit Optimization by means of Fault Injection Analysis: A Case Study on Reed Solomon Decoders. IOLTS 2007: 194-196
30EEG. L. Bernocchi, Gian-Carlo Cardarilli, Andrea Del Re, Alberto Nannarelli, Marco Re: Low-power adaptive filter based on RNS components. ISCAS 2007: 3211-3214
29EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: Analysis of Errors and Erasures in Parity Sharing RS Codecs. IEEE Trans. Computers 56(12): 1721-1726 (2007)
28EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: Concurrent Error Detection in Reed-Solomon Encoders and Decoders. IEEE Trans. VLSI Syst. 15(7): 842-846 (2007)
2006
27EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: Localization of Faults in Radix-n Signed Digit Adders. IOLTS 2006: 178-180
26EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: Concurrent error detection in Reed Solomon decoders. ISCAS 2006
25EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: Fault tolerant design of signed digit based FIR filters. ISCAS 2006
24EEGian-Carlo Cardarilli, Andrea Del Re, Marco Re, L. Simone: Optimized QPSK modulator for DVB-S applications. ISCAS 2006
23EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders. IEEE Trans. Computers 55(5): 534-540 (2006)
2005
22EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: A Self Checking Reed Solomon Encoder: Design and Analysis. DFT 2005: 111-119
21EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: FPGA oriented design of parity sharing RS codecs. DFT 2005: 259-265
20EEGian-Carlo Cardarilli, Salvatore Pontarelli, Marco Re, Adelio Salsano: Design of a Self Checking Reed Solomon Encoder. IOLTS 2005: 201-202
19EEGian-Carlo Cardarilli, Andrea Del Re, Alberto Nannarelli, Marco Re: Programmable power-of-two RNS scaler and its application to a QRNS polyphase filter. ISCAS (2) 2005: 1102-1105
18EEGian-Carlo Cardarilli, Fabrizio Lombardi, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: A Comparative Evaluation of Designs for Reliable Memory Systems. J. Electronic Testing 21(4): 429-444 (2005)
2004
17EEAndrea Del Re, Alberto Nannarelli, Marco Re: A Tool for Automatic Generation of RTL-Level VHDL Description of RNS FIR Filters. DATE 2004: 686-687
16EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: Data Integrity Evaluations of Reed Solomon Codes for Storage Systems. DFT 2004: 158-164
15EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: A Signed Digit Adder with Error Correction and Graceful Degradation Capabilities. IOLTS 2004: 141-148
14 Gian-Carlo Cardarilli, Andrea Del Re, Alberto Nannarelli, Marco Re: Low-power implementation of polyphase filters in Quadratic Residue Number system. ISCAS (2) 2004: 725-728
2003
13EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: Error Detection in Signed Digit Arithmetic Circuit with Parity Checker. DFT 2003: 401-408
12EEGian-Carlo Cardarilli, Andrea Del Re, Marco Re: IP based reconfigurable digital platform for satellite communications. ISCAS (2) 2003: 37-40
11EEAlberto Nannarelli, Gian-Carlo Cardarilli, Marco Re: Power-delay tradeoffs in residue number system. ISCAS (5) 2003: 413-416
10EEGian-Carlo Cardarilli, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: A fault tolerant hardware based file system manager for solid state mass memory. ISCAS (5) 2003: 649-652
9EEGian-Carlo Cardarilli, A. Leandri, P. Marinucci, Marco Ottavi, Salvatore Pontarelli, Marco Re, Adelio Salsano: Design of a fault tolerant solid state mass memory. IEEE Transactions on Reliability 52(4): 476-491 (2003)
2002
8EESalvatore Pontarelli, Gian-Carlo Cardarilli, A. Leandri, Marco Ottavi, Marco Re, Adelio Salsano: A self-checking cell logic block for fault tolerant FPGAs. ISCAS (4) 2002: 477-480
7EEGian-Carlo Cardarilli, Andrea Del Re, Alberto Nannarelli, Marco Re: Power characterization of digital filters implemented on FPGA. ISCAS (5) 2002: 801-804
2001
6EEMarco Ottavi, Gian-Carlo Cardarilli, D. Cellitti, Salvatore Pontarelli, Marco Re, Adelio Salsano: Design of a Totally Self Checking Signature Analysis Checker for Finite State Machines. DFT 2001: 403-411
5EESalvatore Pontarelli, Gian-Carlo Cardarilli, A. Malvoni, Marco Ottavi, Marco Re, Adelio Salsano: System-on-Chip Oriented Fault-Tolerant Sequential Systems Implementation Methodology. DFT 2001: 455-460
4EEAlberto Nannarelli, Marco Re, Gian-Carlo Cardarilli: Tradeoffs between residue number system and traditional FIR filters. ISCAS (2) 2001: 305-308
3EEMarco Re, Alberto Nannarelli, Gian-Carlo Cardarilli, Roberto Lojacono: FPGA realization of RNS to binary signed conversion architecture. ISCAS (4) 2001: 350-353
1999
2EEAlberto L. Sangiovanni-Vincentelli, Marco Re, Luciano Lavagno, Gian-Carlo Cardarilli, Roberto Lojacono: Analysis of the quantization noise effects on the SQNR behaviour in analog to digital conversion. ISCAS (2) 1999: 334-338
1998
1EEGian-Carlo Cardarilli, Marco Re, Roberto Lojacono: VLSI implementation of a real time fuzzy processor. Journal of Intelligent and Fuzzy Systems 6(3): 389-401 (1998)

Coauthor Index

1G. L. Bernocchi [30]
2Gian-Carlo Cardarilli [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34]
3D. Cellitti [6]
4Luciano Lavagno [2]
5A. Leandri [8] [9]
6Roberto Lojacono [1] [2] [3]
7Fabrizio Lombardi [18]
8A. Malvoni [5]
9P. Marinucci [9]
10Alberto Nannarelli [3] [4] [7] [11] [14] [17] [19] [30] [33]
11Luca Di Nunzio [33]
12Marco Ottavi [5] [6] [8] [9] [10] [13] [15] [16] [18] [23] [27]
13Salvatore Pontarelli [5] [6] [8] [9] [10] [13] [15] [16] [18] [20] [21] [22] [23] [25] [26] [27] [28] [29] [31] [32] [34]
14Andrea Del Re [7] [12] [14] [17] [19] [24] [30]
15Matteo Sonza Reorda [31] [32]
16Adelio Salsano [5] [6] [8] [9] [10] [13] [15] [16] [18] [20] [21] [22] [23] [25] [26] [27] [28] [29] [31] [32] [34]
17Alberto L. Sangiovanni-Vincentelli [2]
18L. Simone [24]
19Luca Sterpone [31] [32]
20Massimo Violante [31] [32]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)