SBAC-PAD 2007:
Gramado,
RS,
Brazil
19th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2007), 24-27 October 2007, Gramado, RS, Brazil.
IEEE Computer Society 2007 BibTeX
Applications I
- Carolina Xavier, Rafael Sachetto Oliveira, Vinicius Vieira, Rodrigo Weber dos Santos, Wagner Meira Jr.:
Multi-level Parallelism in the Computational Modeling of the Heart.
3-10
Electronic Edition (link) BibTeX
- Jairo Panetta, Paulo R. P. de Souza Filho, Carlos A. da Cunha Filho, Fernando M. Roxo da Motta, Silvio Sinedino Pinheiro, Ivan Pedrosa Junior, Andre L. Romanelli Rosa, Luiz R. Monnerat, Leandro T. Carneiro, Carlos H. B. de Albrecht:
Computational Characteristics of Production Seismic Migration and its Performance on Novel Processor Architectures.
11-18
Electronic Edition (link) BibTeX
- Gustavo Poli, João F. Mari, José Hiroki Saito, Alexandre L. M. Levada:
Voice Command Recognition with Dynamic Time Warping (DTW) using Graphics Processing Units (GPU) with Compute Unified Device Architecture (CUDA).
19-25
Electronic Edition (link) BibTeX
- Diego Rivera, Dana Schaa, Micha Moffie, David R. Kaeli:
Exploring Novel Parallelization Technologies for 3-D Imaging Applications.
26-33
Electronic Edition (link) BibTeX
Microarchitecture
Applications II
Benchmarking,
Performance Measurements and Analysis
Application-Specific Architectures
Grid Computing
Cache and Memory Architectures
- Rahul Nagpal, Y. N. Srikant:
Register File Energy Optimization for Snooping Based Clustered VLIW Architectures.
161-168
Electronic Edition (link) BibTeX
- Arquimedes Canedo, Ben A. Abderazek, Masahiro Sowa:
Queue Register File Optimization Algorithm for QueueCore Processor.
169-176
Electronic Edition (link) BibTeX
- Abel G. Silva-Filho, Carmelo J. A. Bastos Filho, Ricardo Massa Ferreira Lima, Davi M. A. Falcão, Filipe R. Cordeiro, Marília P. Lima:
An Intelligent Mechanism to Explore a Two-Level Cache Hierarchy Considering Energy Consumption and Time Performance.
177-184
Electronic Edition (link) BibTeX
- Eduardo Wanderley Netto, Romain Vaslin, Guy Gogniat, Jean-Philippe Diguet:
A Code Compression Method to Cope with Security Hardware Overheads.
185-192
Electronic Edition (link) BibTeX
Interconnection Networks,
Routing,
and Communication
Tools for Parallel and Distributed Programming
Load Balancing and Scheduling
- Guilherme P. Pezzi, Márcia C. Cera, Elton N. Mathias, Nicolas Maillard, Philippe Olivier Alexandre Navaux:
On-line Scheduling of MPI-2 Programs with Hierarchical Work Stealing.
247-254
Electronic Edition (link) BibTeX
- Lucas S. Casagrande, Rodrigo Fernandes de Mello, Ricardo Bertagna, Jose Augusto Andrade Filho, Francisco José Monaco:
Exigency-based real-time scheduling policy to provide absolute QoS for web services.
255-262
Electronic Edition (link) BibTeX
- Roberto Giorgi, Zdravko Popovic, Nikola Puzovic:
DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems.
263-270
Electronic Edition (link) BibTeX
- Marluce Rodrigues Pereira, Patrícia Kayser Vargas, Maria Clicia Stelling de Castro, Felipe Maia Galvão França, Inês de Castro Dutra:
Automatic Constraint Partitioning to Speed Up CLP Execution.
271-278
Electronic Edition (link) BibTeX
Copyright © Sat May 16 23:36:46 2009
by Michael Ley (ley@uni-trier.de)