dblp.uni-trier.dewww.uni-trier.de

James D. Warnock

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
7EEMack W. Riley, James D. Warnock, Dieter F. Wendel: Cell Broadband Engine processor: Design and implementation. IBM Journal of Research and Development 51(5): 545-558 (2007)
2006
6EEDac Pham, Hans-Werner Anderson, Erwin Behnen, Mark Bolliger, Sanjay Gupta, H. Peter Hofstee, Paul E. Harvey, Charles R. Johns, James A. Kahle, Atsushi Kameyama, John M. Keaty, Bob Le, Sang Lee, Tuyen V. Nguyen, John G. Petrovick, Mydung Pham, Juergen Pille, Stephen D. Posluszny, Mack W. Riley, Joseph Verock, James D. Warnock, Steve Weitzel, Dieter F. Wendel: Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor. ASP-DAC 2006: 871-878
2005
5EEDaniel L. Stasiak, Rajat Chaudhry, Dennis Cox, Stephen D. Posluszny, James D. Warnock, Steve Weitzel, Dieter F. Wendel, Michael Wang: Cell Processor Low-Power Design Methodology. IEEE Micro 25(6): 71-78 (2005)
2002
4EEJames D. Warnock, John M. Keaty, John G. Petrovick, Joachim G. Clabes, Charles J. Kircher, Byron Krauter, Phillip Restle, Brian A. Zoric, Carl J. Anderson: The circuit and physical design of the POWER4 microprocessor. IBM Journal of Research and Development 46(1): 27-52 (2002)
1997
3 James D. Warnock, Leon J. Sigal, Brian W. Curran, Yuen H. Chan: High-Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor. ICCD 1997: 247-252
2EELeon J. Sigal, James D. Warnock, Brian W. Curran, Yuen H. Chan, Peter J. Camporese, Mark D. Mayo, William V. Huott, Daniel R. Knebel, Ching-Te Chuang, James P. Eckhardt, Philip T. Wu: Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor. IBM Journal of Research and Development 41(4&5): 489-504 (1997)
1995
1 G. G. Shahidi, James D. Warnock, James Comfort, Stephen E. Fischer, Patricia A. McFarland, Alexandre Acovic, Terry I. Chappell, Barbara A. Chappell, Tak H. Ning, Carl J. Anderson, Robert H. Dennard, J. Y.-C. Sun, Michael R. Polcari, Bijan Davari: CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications. IBM Journal of Research and Development 39(1-2): 229-244 (1995)

Coauthor Index

1Alexandre Acovic [1]
2Carl J. Anderson [1] [4]
3Hans-Werner Anderson [6]
4Erwin Behnen [6]
5Mark Bolliger [6]
6Peter J. Camporese [2]
7Yuen H. Chan [2] [3]
8Barbara A. Chappell [1]
9Terry I. Chappell [1]
10Rajat Chaudhry [5]
11Ching-Te Chuang [2]
12Joachim G. Clabes [4]
13James Comfort [1]
14Dennis Cox [5]
15Brian W. Curran [2] [3]
16Bijan Davari [1]
17Robert H. Dennard [1]
18James P. Eckhardt [2]
19Stephen E. Fischer [1]
20Sanjay Gupta [6]
21Paul E. Harvey [6]
22H. Peter Hofstee [6]
23William V. Huott [2]
24Charles R. Johns [6]
25James A. Kahle [6]
26Atsushi Kameyama [6]
27John M. Keaty [4] [6]
28Charles J. Kircher [4]
29Daniel R. Knebel [2]
30Byron Krauter [4]
31Bob Le [6]
32Sang Lee [6]
33Mark D. Mayo [2]
34Patricia A. McFarland [1]
35Tuyen V. Nguyen [6]
36Tak H. Ning [1]
37John G. Petrovick [4] [6]
38Dac Pham [6]
39Mydung Pham [6]
40Juergen Pille [6]
41Michael R. Polcari [1]
42Stephen D. Posluszny [5] [6]
43Phillip Restle (Phillip J. Restle) [4]
44Mack W. Riley [6] [7]
45G. G. Shahidi [1]
46Leon J. Sigal [2] [3]
47Daniel L. Stasiak [5]
48J. Y.-C. Sun [1]
49Joseph Verock [6]
50Michael Wang [5]
51Steve Weitzel [5] [6]
52Dieter F. Wendel [5] [6] [7]
53Philip T. Wu [2]
54Brian A. Zoric [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)