dblp.uni-trier.dewww.uni-trier.de

Tien-Fu Chen

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
42EEShu-Hsuan Chou, Che-Neng Wen, Yan-Ling Liu, Tien-Fu Chen: VeriC: A semi-hardware description language to bridge the gap between ESL design and RTL models. ISQED 2009: 535-540
2008
41EEKuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes. ACM Trans. Design Autom. Electr. Syst. 13(1): (2008)
2007
40EEJui-Chin Chu, Wei-Chun Ku, Shu-Hsuan Chou, Tien-Fu Chen, Jiun-In Guo: An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model. DAC 2007: 652-657
39EEChang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, Chingwei Yeh: Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling. HiPEAC 2007: 105-119
38EEKuei-Chung Chang, Tien-Fu Chen: Efficient segment-based video transcoding proxy for mobile multimedia services. Journal of Systems Architecture 53(11): 833-845 (2007)
2006
37EEKuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs. DAC 2006: 143-148
36 Kuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: Fast Run-Time Power Monitoring Methodology for Embedded Systems. ESA 2006: 129-133
35EEWei-Chun Ku, Shu-Hsuan Chou, Jui-Chin Chu, Chih-Heng Kang, Tien-Fu Chen, Jiun-In Guo: Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications. ICME 2006: 25-28
34EEJui-Chin Chu, Chih-Wen Huang, He-Chun Chen, Keng-Po Lu, Ming-Shuan Lee, Jiun-In Guo, Tien-Fu Chen: Design of customized functional units for the VLIW-based multi-threading processor core targeted at multimedia applications. ISCAS 2006
33EEJih-Sheng Shen, Kuei-Chung Chang, Tien-Fu Chen: On a design of crossroad switches for low-power on-chip communication architectures. ISCAS 2006
2005
32 Kuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: Crossroad System-on-Chip Communication Architecture for Low Power Embedded Systems. ESA 2005: 151-157
31EEKuei-Chung Chang, Ren-Yo Wu, Tien-Fu Chen: Efficient Segment-Based Video Transcoding Proxy for Mobile Multimedia Services. ICME 2005: 755-758
30EEKuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: A low-power crossroad switch architecture and its core placement for network-on-chip. ISLPED 2005: 375-380
29 Kuei-Chung Chang, Tien-Fu Chen, Wei-Yen Chuang: System-Level Power-Aware Scheduling by Operation-based Prediction. PSC 2005: 154-160
28EEChih-wen Hsueh, Tien-Fu Chen, Rong-Guey Chang, Shi-Wu Lo: Development of Architecture and Software Technologies in High-Performance Low-Power SoC Design. RTCSA 2005: 475-480
27EETien-Fu Chen, Chia-Ming Hsu, S.-R. Wu: Flexible Heterogeneous Multicore Architectures for Versatile Media Processing Via Customized Long Instruction Words. IEEE Trans. Circuits Syst. Video Techn. 15(5): 659-672 (2005)
2004
26 Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Tien-Fu Chen: A power-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms. ISCAS (2) 2004: 141-144
25 Tien-Fu Chen, Tsung-Ming Hsieh, Chun-Li Wei: Unified bus encoding by stream reconstruction with variable strides. ISCAS (2) 2004: 329-332
24 Rei-Chin Ju, Jia-Wei Chen, Jiun-In Guo, Tien-Fu Chen: A parameterized power-aware IP core generator for the 2-D 8×8 DCT/IDCT. ISCAS (2) 2004: 769-772
23EEChih-Da Chien, Chien-Chang Lin, Jiun-In Guo, Tien-Fu Chen: A power-aware IP core generator for the one-dimensional discrete Fourier transform. ISCAS (3) 2004: 637-640
22EEHao-Ran Liu, Tien-Fu Chen: Scalable locality-aware event dispatching mechanism for network servers. IEE Proceedings - Software 151(3): 129-138 (2004)
21EEYung-Cheng Ma, Tien-Fu Chen, Chung-Ping Chung: Branch-and-bound task allocation with task clustering-based pruning. J. Parallel Distrib. Comput. 64(11): 1223-1240 (2004)
2003
20 Wann-Yun Shieh, Tien-Fu Chen, Chung-Ping Chung: A Tree-Based inverted File for Fast Ranked-Document Retrieval. IKE 2003: 64-69
19 Chia-Ming Hsu, Tien-Fu Chen: Flexible Heterogeneous Multicore Architectures for Media Processing via Customized Long Instruction Words. VLSI-SOC 2003: 270-275
18EEHao-Ran Liu, Tien-Fu Chen: A Scalable Locality-Aware Event Dispatching Mechanism for Network Servers. WWW (Posters) 2003
17EEWann-Yun Shieh, Tien-Fu Chen, Jean Jyh-Jiun Shann, Chung-Ping Chung: Inverted file compression through document identifier reassignment. Inf. Process. Manage. 39(1): 117-131 (2003)
16EEHung-Cheng Wu, Tien-Fu Chen, Hung-Yu Li, Jinn-Shyan Wang: Energy Efficient Caching-on-Cache Architectures for Embedded Systems. J. Inf. Sci. Eng. 19(5): 809-825 (2003)
15EEYung-Cheng Ma, Jih-Ching Chiu, Tien-Fu Chen, Chung-Ping Chung: Variable-size data item placement for load and storage balancing. Journal of Systems and Software 66(2): 157-166 (2003)
2002
14EEJian-Liang Kuo, Tien-Fu Chen: Dynamic voltage leveling scheduling for real-time embedded systems on low-power variable speed processors. CASES 2002: 147-155
13EEYung-Cheng Ma, Tien-Fu Chen, Chung-Ping Chung: Posting file partitioning and parallel information retrieval. Journal of Systems and Software 63(2): 113-127 (2002)
12EETien-Fu Chen, Yi-Min Hwang: Decoupling of data and tag arrays for on-chip caches. Microprocessors and Microsystems 25(9-10): 437-447 (2002)
2001
11EEChung-Hung Lai, Tien-Fu Chen: Compressing inverted files in scalable information systems by binary decision diagram encoding . SC 2001: 60
2000
10EEChi-Min Lin, Tien-Fu Chen: Dynamic memory management for real-time embedded Java chips. RTCSA 2000: 49-56
1998
9EETien-Fu Chen: Supporting Highly-Speculative Execution via Adaptive Branch Trees. HPCA 1998: 185-194
1996
8EETien-Fu Chen: Efficient trace-sampling simulation techniques for cache performance analysis. Annual Simulation Symposium 1996: 54-
7EETien-Fu Chen: Techniques for The Efficient Analysis of Cache Performance. J. Inf. Sci. Eng. 12(4): 483-509 (1996)
1995
6EETien-Fu Chen: An effective programmable prefetch engine for on-chip caches. MICRO 1995: 237-242
5 Tien-Fu Chen, Jean-Loup Baer: Effective Hardware Based Data Prefetching for High-Performance Processors. IEEE Trans. Computers 44(5): 609-623 (1995)
1994
4 Jean-Loup Baer, Tien-Fu Chen: An Evaluation of Hardware and Software Data Prefetching. Applications in Parallel and Distributed Computing 1994: 257-266
3 Tien-Fu Chen, Jean-Loup Baer: A Performance Study of Software and Hardware Data Prefetching Schemes. ISCA 1994: 223-232
1992
2 Tien-Fu Chen, Jean-Loup Baer: Reducing Memory Latency via Non-blocking and Prefetching Caches. ASPLOS 1992: 51-61
1991
1EEJean-Loup Baer, Tien-Fu Chen: An effective on-chip preloading scheme to reduce data access penalty. SC 1991: 176-186

Coauthor Index

1Jean-Loup Baer [1] [2] [3] [4] [5]
2Kuei-Chung Chang [29] [30] [31] [32] [33] [36] [37] [38] [39] [41]
3Rong-Guey Chang [28]
4He-Chun Chen [34]
5Jia-Wei Chen [24]
6Kuan-Hung Chen [26]
7Chih-Da Chien [23]
8Jih-Ching Chiu [15]
9Shu-Hsuan Chou [35] [40] [42]
10Jui-Chin Chu [34] [35] [40]
11Wei-Yen Chuang [29]
12Chung-Ping Chung [13] [15] [17] [20] [21]
13Jiun-In Guo [23] [24] [26] [34] [35] [40]
14Tsung-Ming Hsieh [25]
15Chia-Ming Hsu [19] [27]
16Chih-wen Hsueh [28]
17Chih-Wen Huang [34]
18Yi-Min Hwang [12]
19Rei-Chin Ju [24]
20Chih-Heng Kang [35]
21Wei-Chun Ku [35] [40]
22Jian-Liang Kuo [14]
23Chung-Hung Lai [11]
24Ming-Shuan Lee [34]
25Hung-Yu Li [16]
26Chi-Min Lin [10]
27Chien-Chang Lin [23]
28Hao-Ran Liu [18] [22]
29Yan-Ling Liu [42]
30Shi-Wu Lo [28]
31Keng-Po Lu [34]
32Yung-Cheng Ma [13] [15] [21]
33Jean Jyh-Jiun Shann [17]
34Jih-Sheng Shen [30] [32] [33] [36] [37] [41]
35Wann-Yun Shieh [17] [20]
36Jinn-Shyan Wang [16] [26]
37Chun-Li Wei [25]
38Che-Neng Wen [42]
39Hung-Cheng Wu [16]
40Ren-Yo Wu [31]
41S.-R. Wu [27]
42Chang-Ching Yeh [39]
43Chingwei Yeh (Ching-Wei Yeh) [26] [39]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)