dblp.uni-trier.dewww.uni-trier.de

Jia-Wei Chen

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
6EEJia-Wei Chen, Chun-Hao Chang, Chien-Chang Lin, Yi-Huan Yang, Jiun-In Guo, Jinn-Shyan Wang: A Condition-based Intra Prediction Algorithm for H.264/AVC. ICME 2006: 1077-1080
5EEJia-Wei Chen, Kuan-Hung Chen, Jinn-Shyan Wang, Jiun-In Guo: A performance-aware IP core design for multimode transform coding using scalable-DA algorithm. ISCAS 2006
2005
4EEKuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Jia-Wei Chen: An Energy-Aware IP Core Design for the Variable-Length DCT/IDCT Targeting at MPEG4 Shape-Adaptive Transforms. IEEE Trans. Circuits Syst. Video Techn. 15(5): 704-715 (2005)
2004
3 Rei-Chin Ju, Jia-Wei Chen, Jiun-In Guo, Tien-Fu Chen: A parameterized power-aware IP core generator for the 2-D 8×8 DCT/IDCT. ISCAS (2) 2004: 769-772
2EEJiun-In Guo, Rei-Chin Ju, Jia-Wei Chen: An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization. IEEE Trans. Circuits Syst. Video Techn. 14(4): 416-428 (2004)
2003
1EEJiun-In Guo, Jia-Wei Chen, Han-Chen Chen: A new 2-D 8/spl times/8 DCT/IDT core design using group distributed arithmetic. ISCAS (2) 2003: 752-755

Coauthor Index

1Chun-Hao Chang [6]
2Han-Chen Chen [1]
3Kuan-Hung Chen [4] [5]
4Tien-Fu Chen [3]
5Jiun-In Guo [1] [2] [3] [4] [5] [6]
6Rei-Chin Ju [2] [3]
7Chien-Chang Lin [6]
8Jinn-Shyan Wang [4] [5] [6]
9Yi-Huan Yang [6]
10Chingwei Yeh (Ching-Wei Yeh) [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)