2005 |
5 | EE | David M. Lewis,
Elias Ahmed,
Gregg Baeckler,
Vaughn Betz,
Mark Bourgeault,
David Cashman,
David R. Galloway,
Mike Hutton,
Christopher Lane,
Andy Lee,
Paul Leventis,
Sandy Marquardt,
Cameron McClintock,
Ketan Padalia,
Bruce Pedersen,
Giles Powell,
Boris Ratchev,
Srinivas Reddy,
Jay Schleicher,
Kevin Stevens,
Richard Yuan,
Richard Cliff,
Jonathan Rose:
The Stratix II logic and routing architecture.
FPGA 2005: 14-20 |
2004 |
4 | EE | Michael Hutton,
Jay Schleicher,
David M. Lewis,
Bruce Pedersen,
Richard Yuan,
Sinan Kaptanoglu,
Gregg Baeckler,
Boris Ratchev,
Ketan Padalia,
Mark Bourgeault,
Andy Lee,
Henry Kim,
Rahul Saini:
Improving FPGA Performance and Area Using an Adaptive Logic Module.
FPL 2004: 135-144 |
2003 |
3 | EE | David M. Lewis,
Vaughn Betz,
David Jefferson,
Andy Lee,
Christopher Lane,
Paul Leventis,
Sandy Marquardt,
Cameron McClintock,
Bruce Pedersen,
Giles Powell,
Srinivas Reddy,
Chris Wysocki,
Richard Cliff,
Jonathan Rose:
The StratixTM routing and logic architecture.
FPGA 2003: 12-20 |
2002 |
2 | EE | Michael Hutton,
Vinson Chan,
Peter Kazarian,
Victor Maruri,
Tony Ngai,
Jim Park,
Rakesh Patel,
Bruce Pedersen,
Jay Schleicher,
Sergey Shumarayev:
Interconnect enhancements for a high-speed PLD architecture.
FPGA 2002: 3-10 |
1998 |
1 | EE | Kerry Veenstra,
Bruce Pedersen,
Jay Schleicher,
Chiakang Sung:
Optimizations for a Highly Cost-Efficient Programmable Logic Architecture.
FPGA 1998: 20-24 |