dblp.uni-trier.dewww.uni-trier.de

Marco Lanuzza

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
12EESohan Purohit, Martin Margala, Marco Lanuzza, Pasquale Corsonello: New performance/power/area efficient, reliable full adder design. ACM Great Lakes Symposium on VLSI 2009: 493-498
11EEMarco Lanuzza, Paolo Zicari, Fabio Frustaci, Stefania Perri, Pasquale Corsonello: An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications. ARC 2009: 74-84
10EESohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala: Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath. VLSI Design 2009: 45-50
2008
9EEMarco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala: Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing. PATMOS 2008: 297-306
2007
8EEMarco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala: A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications. AHS 2007: 119-126
7EEPasquale Corsonello, Stefania Perri, G. Staino, Marco Lanuzza, Giuseppe Cocorullo: Design and Implementation of a 90nm Low bit-rate Image Compression Core. DSD 2007: 383-389
6EEMarco Lanuzza, Stefania Perri, Pasquale Corsonello: MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing. SAMOS 2007: 159-168
2006
5EEPasquale Corsonello, Stefania Perri, G. Staino, Marco Lanuzza, Giuseppe Cocorullo: Low bit rate image compression core for onboard space applications. IEEE Trans. Circuits Syst. Video Techn. 16(1): 114-128 (2006)
2005
4 Marco Lanuzza, Stefania Perri, Martin Margala, Pasquale Corsonello: Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor. FPL 2005: 13-18
3EEMarco Lanuzza, Martin Margala, Pasquale Corsonello: Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications. ISLPED 2005: 161-166
2EEStefania Perri, Marco Lanuzza, Pasquale Corsonello, Giuseppe Cocorullo: A high-performance fully reconfigurable FPGA-based 2D convolution processor. Microprocessors and Microsystems 29(8-9): 381-391 (2005)
2004
1EEStefania Perri, Pasquale Corsonello, Maria Antonia Iachino, Marco Lanuzza, Giuseppe Cocorullo: Variable precision arithmetic circuits for FPGA-based multimedia processors. IEEE Trans. VLSI Syst. 12(9): 995-999 (2004)

Coauthor Index

1Giuseppe Cocorullo [1] [2] [5] [7]
2Pasquale Corsonello [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
3Fabio Frustaci [11]
4Maria Antonia Iachino [1]
5Martin Margala [3] [4] [8] [9] [10] [12]
6Stefania Perri [1] [2] [4] [5] [6] [7] [8] [9] [10] [11]
7Sohan Purohit [10] [12]
8G. Staino [5] [7]
9Paolo Zicari [11]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)