dblp.uni-trier.dewww.uni-trier.de

Atsushi Kurokawa

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
17EEAtsushi Kurokawa, Hiroshi Fujita, Tetsuya Ibe: Prevention in a Chip of EMI Noise Caused by X'tal Oscillator. IEICE Transactions 91-A(4): 1077-1083 (2008)
2007
16EEZhangcai Huang, Hong Yu, Atsushi Kurokawa, Yasuaki Inoue: Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies. ASP-DAC 2007: 565-570
2006
15EEKenichi Shinkai, Masanori Hashimoto, Atsushi Kurokawa, Takao Onoye: A gate delay model focusing on current fluctuation over wide-range of process and environmental variability. ICCAD 2006: 47-53
14EEToshiki Kanamoto, Shigekiyo Akutsu, Tamiyo Nakabayashi, Takahiro Ichinomiya, Koutaro Hachiya, Atsushi Kurokawa, Hiroshi Ishikawa, Sakae Muromoto, Hiroyuki Kobayashi, Masanori Hashimoto: Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation. IEICE Transactions 89-A(12): 3666-3670 (2006)
13EEZhangcai Huang, Atsushi Kurokawa, Yun Yang, Hong Yu, Yasuaki Inoue: Modeling the Influence of Input-to-Output Coupling Capacitance on CMOS Inverter Delay. IEICE Transactions 89-A(4): 840-846 (2006)
12EEAtsushi Kurokawa, Akira Kasebe, Toshiki Kanamoto, Yun Yang, Zhangcai Huang, Yasuaki Inoue, Hiroo Masuda: Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills. IEICE Transactions 89-A(4): 847-855 (2006)
11EEAtsushi Kurokawa, Hiroo Masuda, Junko Fujii, Toshinori Inoshita, Akira Kasebe, Zhangcai Huang, Yasuaki Inoue: Determination of Interconnect Structural Parameters for Best- and Worst-Case Delays. IEICE Transactions 89-A(4): 856-864 (2006)
2005
10EEZhangcai Huang, Atsushi Kurokawa, Yasuaki Inoue: Effective capacitance for gate delay with RC loads. ISCAS (3) 2005: 2795-2798
9EEAtsushi Kurokawa, Masaharu Yamamoto, Nobuto Ono, Tetsuro Kage, Yasuaki Inoue, Hiroo Masuda: Capacitance and Yield Evaluations Using a 90-nm Process Technology Based on the Dense Power-Ground Interconnect Architecture. ISQED 2005: 153-158
8EEAtsushi Kurokawa, Toshiki Kanamoto, Tetsuya Ibe, Akira Kasebe, Wei Fong Chang, Tetsuro Kage, Yasuaki Inoue, Hiroo Masuda: Dummy Filling Methods for Reducing Interconnect Capacitance and Number of Fills. ISQED 2005: 586-591
7EEZhangcai Huang, Atsushi Kurokawa, Yasuaki Inoue, Junfa Mao: A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads. IEICE Transactions 88-A(10): 2562-2569 (2005)
6EEAtsushi Kurokawa, Toshiki Kanamoto, Akira Kasebe, Yasuaki Inoue, Hiroo Masuda: A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills. IEICE Transactions 88-A(11): 3180-3187 (2005)
5EEZhangcai Huang, Atsushi Kurokawa, Jun Pan, Yasuaki Inoue: Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew. IEICE Transactions 88-A(12): 3367-3374 (2005)
4EEYun Yang, Atsushi Kurokawa, Yasuaki Inoue, Wenqing Zhao: Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm. IEICE Transactions 88-A(12): 3412-3420 (2005)
3EEAtsushi Kurokawa, Masanori Hashimoto, Akira Kasebe, Zhangcai Huang, Yun Yang, Yasuaki Inoue, Ryosuke Inagaki, Hiroo Masuda: Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance. IEICE Transactions 88-A(12): 3453-3462 (2005)
2EEAtsushi Kurokawa, Toshiki Kanamoto, Tetsuya Ibe, Akira Kasebe, Wei Fong Chang, Tetsuro Kage, Yasuaki Inoue, Hiroo Masuda: Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills. IEICE Transactions 88-A(12): 3471-3478 (2005)
2004
1EEAtsushi Kurokawa, Nobuto Ono, Tetsuro Kage, Hiroo Masuda: DEPOGIT: dense power-ground interconnect architecture for physical design integrity. ASP-DAC 2004: 517-522

Coauthor Index

1Shigekiyo Akutsu [14]
2Wei Fong Chang [2] [8]
3Junko Fujii [11]
4Hiroshi Fujita [17]
5Koutaro Hachiya [14]
6Masanori Hashimoto [3] [14] [15]
7Zhangcai Huang [3] [5] [7] [10] [11] [12] [13] [16]
8Tetsuya Ibe [2] [8] [17]
9Takahiro Ichinomiya [14]
10Ryosuke Inagaki [3]
11Toshinori Inoshita [11]
12Yasuaki Inoue [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [16]
13Hiroshi Ishikawa [14]
14Tetsuro Kage [1] [2] [8] [9]
15Toshiki Kanamoto [2] [6] [8] [12] [14]
16Akira Kasebe [2] [3] [6] [8] [11] [12]
17Hiroyuki Kobayashi [14]
18Junfa Mao [7]
19Hiroo Masuda [1] [2] [3] [6] [8] [9] [11] [12]
20Sakae Muromoto [14]
21Tamiyo Nakabayashi [14]
22Nobuto Ono [1] [9]
23Takao Onoye [15]
24Jun Pan [5]
25Kenichi Shinkai [15]
26Masaharu Yamamoto [9]
27Yun Yang [3] [4] [12] [13]
28Hong Yu [13] [16]
29Wenqing Zhao [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)