dblp.uni-trier.dewww.uni-trier.de

Toshiki Kanamoto

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
8EEMasahiko Omura, Toshiki Kanamoto, Michiko Tsukamoto, Mitsutoshi Shirota, Takashi Nakajima, Masayuki Terai: A Fast Characterizing Method for Large Embedded Memory Modules on SoC. IEICE Transactions 90-A(4): 815-822 (2007)
2006
7EEToshiki Kanamoto, Tatsuhiko Ikeda, Akira Tsuchiya, Hidetoshi Onodera, Masanori Hashimoto: Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design. IEICE Transactions 89-A(12): 3560-3568 (2006)
6EEToshiki Kanamoto, Shigekiyo Akutsu, Tamiyo Nakabayashi, Takahiro Ichinomiya, Koutaro Hachiya, Atsushi Kurokawa, Hiroshi Ishikawa, Sakae Muromoto, Hiroyuki Kobayashi, Masanori Hashimoto: Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation. IEICE Transactions 89-A(12): 3666-3670 (2006)
5EEAtsushi Kurokawa, Akira Kasebe, Toshiki Kanamoto, Yun Yang, Zhangcai Huang, Yasuaki Inoue, Hiroo Masuda: Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills. IEICE Transactions 89-A(4): 847-855 (2006)
2005
4EEAtsushi Kurokawa, Toshiki Kanamoto, Tetsuya Ibe, Akira Kasebe, Wei Fong Chang, Tetsuro Kage, Yasuaki Inoue, Hiroo Masuda: Dummy Filling Methods for Reducing Interconnect Capacitance and Number of Fills. ISQED 2005: 586-591
3EEAtsushi Kurokawa, Toshiki Kanamoto, Akira Kasebe, Yasuaki Inoue, Hiroo Masuda: A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills. IEICE Transactions 88-A(11): 3180-3187 (2005)
2EEToshiki Kanamoto, Tetsuya Watanabe, Mitsutoshi Shirota, Masayuki Terai, Tatsuya Kunikiyo, Kiyoshi Ishikawa, Yoshihide Ajioka, Yasutaka Horiba: A Method of Precise Estimation of Physical Parameters in LSI Interconnect Structures. IEICE Transactions 88-A(12): 3463-3470 (2005)
1EEAtsushi Kurokawa, Toshiki Kanamoto, Tetsuya Ibe, Akira Kasebe, Wei Fong Chang, Tetsuro Kage, Yasuaki Inoue, Hiroo Masuda: Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills. IEICE Transactions 88-A(12): 3471-3478 (2005)

Coauthor Index

1Yoshihide Ajioka [2]
2Shigekiyo Akutsu [6]
3Wei Fong Chang [1] [4]
4Koutaro Hachiya [6]
5Masanori Hashimoto [6] [7]
6Yasutaka Horiba [2]
7Zhangcai Huang [5]
8Tetsuya Ibe [1] [4]
9Takahiro Ichinomiya [6]
10Tatsuhiko Ikeda [7]
11Yasuaki Inoue [1] [3] [4] [5]
12Hiroshi Ishikawa [6]
13Kiyoshi Ishikawa [2]
14Tetsuro Kage [1] [4]
15Akira Kasebe [1] [3] [4] [5]
16Hiroyuki Kobayashi [6]
17Tatsuya Kunikiyo [2]
18Atsushi Kurokawa [1] [3] [4] [5] [6]
19Hiroo Masuda [1] [3] [4] [5]
20Sakae Muromoto [6]
21Tamiyo Nakabayashi [6]
22Takashi Nakajima [8]
23Masahiko Omura [8]
24Hidetoshi Onodera [7]
25Mitsutoshi Shirota [2] [8]
26Masayuki Terai [2] [8]
27Akira Tsuchiya [7]
28Michiko Tsukamoto [8]
29Tetsuya Watanabe [2]
30Yun Yang [5]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)