dblp.uni-trier.dewww.uni-trier.de

Elizabeth J. Brauer

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
13EEArmin Tajalli, Frank K. Gürkaynak, Yusuf Leblebici, Massimo Alioto, Elizabeth J. Brauer: Improving the power-delay product in SCL circuits using source follower output stage. ISCAS 2008: 145-148
12EEArmin Tajalli, Massimo Alioto, Elizabeth J. Brauer, Yusuf Leblebici: Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits. PATMOS 2008: 21-30
2006
11EEElizabeth J. Brauer, Ilhan Hatirnaz, Stéphane Badel, Yusuf Leblebici: Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design. ISCAS 2006
10EEStéphane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth J. Brauer: Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells. VLSI-SoC 2006: 234-238
2004
9 Elizabeth J. Brauer, Yusuf Leblebici: Low noise MCML prefix adders using 0.18 µm CMOS technology. Circuits, Signals, and Systems 2004: 467-470
8 Elizabeth J. Brauer, Yusuf Leblebici: Sub-70 PS full adder IN 0.18 µm CMOS current-mode logic. Circuits, Signals, and Systems 2004: 483-487
7 Elizabeth J. Brauer, Vikram Magoon: Finding efficient inductor geometries in digital CMOS process for RF applications. Circuits, Signals, and Systems 2004: 558-561
1997
6EEElizabeth J. Brauer, Ranu Jung, Denise M. Wilson, James J. Abbas: Analog Circuit Model of Lamprey Unit Pattern Generator. Great Lakes Symposium on VLSI 1997: 137-142
5EEElizabeth J. Brauer, Pradeep Elamanchili: A Full-Swing Bootstrapped BiCMOS Buffer. Great Lakes Symposium on VLSI 1997: 8-13
1995
4 Elizabeth J. Brauer, Sung-Mo Kang: An Analytic Method to Calculate Emitter Follower Delay Using Trial Functions in Coupled Node Equations. ISCAS 1995: 1580-1583
3 Elizabeth J. Brauer, Sung-Mo Kang: Estimating Node Voltages in Bipolar Circuits Using Linear Programming. ISCAS 1995: 901-903
2EEElizabeth J. Brauer, Sung-Mo Kang: An algorithm for functional verification of digital ECL circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 14(12): 1546-1556 (1995)
1993
1 Elizabeth J. Brauer, Sung-Mo Kang: Functional Verification of ECL Circuits Including Voltage Regulators. ISCAS 1993: 1710-1713

Coauthor Index

1James J. Abbas [6]
2Massimo Alioto [12] [13]
3Stéphane Badel [10] [11]
4Pradeep Elamanchili [5]
5Frank K. Gürkaynak [13]
6Ilhan Hatirnaz [10] [11]
7Ranu Jung [6]
8Sung-Mo Kang [1] [2] [3] [4]
9Yusuf Leblebici [8] [9] [10] [11] [12] [13]
10Vikram Magoon [7]
11Armin Tajalli [12] [13]
12Denise M. Wilson [6]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)