Volume 153,
Number 1,
30 March 2006
Proceedings of the Workshop on the Constructive Logic for Automated Software Engineering (CLASE 2005)
- Stuart Allen, John N. Crossley, Kung-Kiu Lau, Iman Poernomo:
Preface.
1-2
Electronic Edition (link) BibTeX
- Alan Bundy, Lucas Dixon, Jeremy Gow, Jacques D. Fleuriot:
Constructing Induction Rules for Deductive Synthesis Proofs.
3-21
Electronic Edition (link) BibTeX
- Alessandro Avellone, Mauro Ferrari, Camillo Fiorentini, Guido Fiorino, Ugo Moscato:
ESBC: an application for computing stabilization bounds.
23-33
Electronic Edition (link) BibTeX
- Jean-Pierre Jouannaud, Weiwen Xu:
Automatic Complexity Analysis for Programs Extracted from Coq Proof.
35-53
Electronic Edition (link) BibTeX
- Mario Ornaghi, Marco Benini, Mauro Ferrari, Camillo Fiorentini, Alberto Momigliano:
A Constructive Object Oriented Modeling Language for Information Systems.
55-75
Electronic Edition (link) BibTeX
- Andrej Bauer, Christopher A. Stone:
Specifications via Realizability.
77-92
Electronic Edition (link) BibTeX
Volume 153,
Number 2,
23 May 2006
Proceedings of the Third Workshop on Quantitative Aspects of Programming Languages (QAPL 2005)
- Antonio Cerone, Herbert Wiklicky:
Preface.
1-3
Electronic Edition (link) BibTeX
- Marta Z. Kwiatkowska, Gethin Norman, David Parker:
Quantitative Analysis With the Probabilistic Model Checker PRISM.
5-31
Electronic Edition (link) BibTeX
- Gilles Barthe, Tamara Rezk, Martijn Warnier:
Preventing Timing Leaks Through Transactional Branching Instructions.
33-55
Electronic Edition (link) BibTeX
- Walter Binder, Jarle Hulaas:
Using Bytecode Instruction Counting as Portable CPU Consumption Metric.
57-77
Electronic Edition (link) BibTeX
- Yuxin Deng, Tom Chothia, Catuscia Palamidessi, Jun Pang:
Metrics for Action-labelled Quantitative Transition Systems.
79-96
Electronic Edition (link) BibTeX
- Christel Baier, Pedro R. D'Argenio, Marcus Größer:
Partial Order Reduction for Probabilistic Branching Time.
97-116
Electronic Edition (link) BibTeX
- Volker Gruhn, Ralf Laue:
Patterns for Timed Property Specifications.
117-133
Electronic Edition (link) BibTeX
- Dan Hirsch, Alberto Lluch-Lafuente, Emilio Tuosto:
A Logic for Application Level QoS.
135-159
Electronic Edition (link) BibTeX
- Rocco De Nicola, Joost-Pieter Katoen, Diego Latella, Mieke Massink:
Towards a Logic for Performance and Mobility.
161-175
Electronic Edition (link) BibTeX
- Ruggero Lanotte, Andrea Maggiolo-Schettini, Angelo Troina:
A Classification of Time and/or Probability Dependent Security Properties.
177-193
Electronic Edition (link) BibTeX
- Annabelle McIver, Carroll Morgan:
A Novel Stochastic Game Via the Quantitative mu-calculus.
195-212
Electronic Edition (link) BibTeX
- Gul A. Agha, José Meseguer, Koushik Sen:
PMaude: Rewrite-based Specification Language for Probabilistic Object Systems.
213-239
Electronic Edition (link) BibTeX
- Igor Siveroni:
Filling Out the Gaps: A Padding Algorithm for Transforming Out Timing Leaks.
241-257
Electronic Edition (link) BibTeX
- Verena Wolf, Christel Baier, Mila E. Majster-Cederbaum:
Trace Machines for Observing Continuous-Time Markov Chains.
259-277
Electronic Edition (link) BibTeX
Volume 153,
Number 3,
20 June 2006
Proceedings of the First Workshop on Formal Verification of Analog Circuits (FAC 2005)
- Oded Maler:
Preface.
1-2
Electronic Edition (link) BibTeX
- Oded Maler:
Analog Circuit Verification: a State of an Art.
3-7
Electronic Edition (link) BibTeX
- Goran Frehse, Bruce H. Krogh, Rob A. Rutenbar, Oded Maler:
Time Domain Verification of Oscillator Circuit Properties.
9-22
Electronic Edition (link) BibTeX
- Martin Freibothe, Jens Schönherr, Bernd Straube:
Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking.
23-35
Electronic Edition (link) BibTeX
- Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke:
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms.
37-52
Electronic Edition (link) BibTeX
- Chris J. Myers, Reid R. Harrison, David Walter, Nicholas Seegmiller, Scott Little:
The Case for Analog Circuit Verification.
53-63
Electronic Edition (link) BibTeX
- Suwen Yang, Mark R. Greenstreet:
Analysing the Robustness of Surfing Circuits.
65-77
Electronic Edition (link) BibTeX
Volume 153,
Number 4,
27 June 2006
Proceedings of the Third International Workshop on Synchronous Languages,
Applications,
and Programs (SLAP 2004)
- Florence Maraninchi, Alain Girault, Marc Pouzet:
Preface.
1-2
Electronic Edition (link) BibTeX
- Laure Gonnord, Nicolas Halbwachs, Pascal Raymond:
From Discrete Duration Calculus to Symbolic Automata.
3-18
Electronic Edition (link) BibTeX
- Eric Vecchié, Robert de Simone:
Syntax-driven Behavior Partitioning for Model-checking of Esterel Programs.
19-35
Electronic Edition (link) BibTeX
- Grégoire Hamon:
Synchronous Dataflow Pattern Matching.
37-54
Electronic Edition (link) BibTeX
- Olivier Tardieu:
Goto and Concurrency Introducing Safe Jumps in Esterel.
55-70
Electronic Edition (link) BibTeX
- Klaus Schneider, Jens Brandt, Tobias Schüle:
A Verified Compiler for Synchronous Programs with Local Declarations.
71-97
Electronic Edition (link) BibTeX
- Reinhard Budde, Axel Poigné, Karl-Heinz Sylla:
synERJY An Object-oriented Synchronous Language.
99-115
Electronic Edition (link) BibTeX
- Stephen A. Edwards, Vimal Kapadia, Michael Halasz:
Compiling Esterel into Static Discrete-Event Code.
117-131
Electronic Edition (link) BibTeX
Copyright © Sat May 16 23:58:22 2009
by Michael Ley (ley@uni-trier.de)
