dblp.uni-trier.dewww.uni-trier.de

David Walter

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
14EEDavid Walter, Scott Little, Chris J. Myers, Nicholas Seegmiller, Tomohiro Yoneda: Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods. IEEE Trans. on CAD of Integrated Circuits and Systems 27(12): 2223-2235 (2008)
2007
13EEDavid Walter, Scott Little, Nicholas Seegmiller, Chris J. Myers, Tomohiro Yoneda: Symbolic Model Checking of Analog/Mixed-Signal Circuits. ASP-DAC 2007: 316-323
12EEScott Little, David Walter, Kevin Jones, Chris J. Myers: Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces. ATVA 2007: 114-128
11EEDavid Walter, Scott Little, Chris J. Myers: Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver. ATVA 2007: 66-81
2006
10EEScott Little, Nicholas Seegmiller, David Walter, Chris J. Myers, Tomohiro Yoneda: Verification of analog/mixed-signal circuits using labeled hybrid petri nets. ICCAD 2006: 275-282
9EEChris J. Myers, Reid R. Harrison, David Walter, Nicholas Seegmiller, Scott Little: The Case for Analog Circuit Verification. Electr. Notes Theor. Comput. Sci. 153(3): 53-63 (2006)
8EEHao Zheng, Chris J. Myers, David Walter, Scott Little, Tomohiro Yoneda: Verification of timed circuits with failure-directed abstractions. IEEE Trans. on CAD of Integrated Circuits and Systems 25(3): 403-412 (2006)
2004
7EEScott Little, David Walter, Nicholas Seegmiller, Chris J. Myers, Tomohiro Yoneda: Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets. ATVA 2004: 426-440
2003
6EEHao Zheng, Chris J. Myers, David Walter, Scott Little, Tomohiro Yoneda: Verification of Timed Circuits with Failure Directed Abstractions. ICCD 2003: 28-35
1996
5 David Walter, Jon M. Kerridge: The Design of the IRISS Parallel Database Machine. HPCN Europe 1996: 913-914
1995
4 Jon M. Kerridge, David Walter, Romola Guiton: W-SQL: An Interface for Scalable, Highly Parallel Database Machines. BNCOD 1995: 263-276
1994
3 David Walter, Jon M. Kerridge: Large Scale Data Management and Massively Parallel Architectures in Automatic Fingerprint Recognition. HPCN 1994: 435-440
2EEDavid Walter: Computer art from Newton's, Secant, and Richardson's methods. Computers & Graphics 18(1): 127-131 (1994)
1993
1EEDavid Walter: Systemised serendipity for producing computer art. Computers & Graphics 17(6): 699-700 (1993)

Coauthor Index

1Romola Guiton [4]
2Reid R. Harrison [9]
3Kevin Jones [12]
4Jon M. Kerridge [3] [4] [5]
5Scott Little [6] [7] [8] [9] [10] [11] [12] [13] [14]
6Chris J. Myers [6] [7] [8] [9] [10] [11] [12] [13] [14]
7Nicholas Seegmiller [7] [9] [10] [13] [14]
8Tomohiro Yoneda [6] [7] [8] [10] [13] [14]
9Hao Zheng [6] [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)