dblp.uni-trier.dewww.uni-trier.de

Koichiro Ishibashi

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
9EEYoshihide Komatsu, Koichiro Ishibashi, Makoto Nagata: Substrate-Noise and Random-Variability Reduction with Self-Adjusted Forward Body Bias. IEICE Transactions 90-C(4): 692-698 (2007)
2006
8EEKoichiro Ishibashi, Tetsuya Fujimoto, Takahiro Yamashita, Hiroyuki Okada, Yukio Arima, Yasuyuki Hashimoto, Kohji Sakata, Isao Minematsu, Yasuo Itoh, Haruki Toda, Motoi Ichihashi, Yoshihide Komatsu, Masato Hagiwara, Toshiro Tsukada: Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90 nm Technology and Beyond. IEICE Transactions 89-C(3): 250-262 (2006)
7EEYoshihide Komatsu, Yukio Arima, Koichiro Ishibashi: Soft Error Hardened Latch Scheme with Forward Body Bias in a 90-nm Technology and Beyond. IEICE Transactions 89-C(3): 384-391 (2006)
2005
6 Yasumasa Tsukamoto, Koji Nii, Susumu Imaoka, Yuji Oda, Shigeki Ohbayashi, Tomoaki Yoshizawa, Hiroshi Makino, Koichiro Ishibashi, Hirofumi Shinohara: Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability. ICCAD 2005: 398-405
5EETakahiro Yamashita, Tetsuya Fujimoto, Koichiro Ishibashi: Power Valve: for low power operation and low stand-by power. IEICE Electronic Express 2(3): 64-69 (2005)
4EEKoichiro Ishibashi: Special Section on Low-Power LSI and Low-Power IP. IEICE Transactions 88-C(4): 467 (2005)
3EEKeisuke Toyama, Satoshi Misaka, Kazuo Aisaka, Toshiyuki Aritsuka, Kunio Uchiyama, Koichiro Ishibashi, Hiroshi Kawaguchi, Takayasu Sakurai: Frequency-voltage cooperative CPU power control: A design rule and its application by feedback prediction. Systems and Computers in Japan 36(6): 39-48 (2005)
1999
2EEHiroyuki Mizuno, Koichiro Ishibashi: A separated bit-line unified cache: Conciliating small on-chip cache die-area and low miss ratio. IEEE Trans. VLSI Syst. 7(1): 139-144 (1999)
1998
1EEMasayuki Miyazaki, Hiroyuki Mizuno, Koichiro Ishibashi: A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs. ISLPED 1998: 48-53

Coauthor Index

1Kazuo Aisaka [3]
2Yukio Arima [7] [8]
3Toshiyuki Aritsuka [3]
4Tetsuya Fujimoto [5] [8]
5Masato Hagiwara [8]
6Yasuyuki Hashimoto [8]
7Motoi Ichihashi [8]
8Susumu Imaoka [6]
9Yasuo Itoh [8]
10Hiroshi Kawaguchi [3]
11Yoshihide Komatsu [7] [8] [9]
12Hiroshi Makino [6]
13Isao Minematsu [8]
14Satoshi Misaka [3]
15Masayuki Miyazaki [1]
16Hiroyuki Mizuno [1] [2]
17Makoto Nagata [9]
18Koji Nii [6]
19Yuji Oda [6]
20Shigeki Ohbayashi [6]
21Hiroyuki Okada [8]
22Kohji Sakata [8]
23Takayasu Sakurai [3]
24Hirofumi Shinohara [6]
25Haruki Toda [8]
26Keisuke Toyama [3]
27Toshiro Tsukada [8]
28Yasumasa Tsukamoto [6]
29Kunio Uchiyama [3]
30Takahiro Yamashita [5] [8]
31Tomoaki Yoshizawa [6]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)