dblp.uni-trier.dewww.uni-trier.de

Xiaojun Wang

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
20EEDavid Bermingham, Liu Zhen, Xiaojun Wang: SimNP: a flexible platform for the simulation of a network processing system. ANCS 2008: 123-124
19EEAlan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu: Low power architecture for high speed packet classification. ANCS 2008: 131-140
18EEXiaojun Wang, Miriam Leeser: Efficient FPGA implementation of qr decomposition using a systolic array architecture. FPGA 2008: 260
17EEAlan Kennedy, Xiaojun Wang, Bin Liu: Energy efficient packet classification hardware accelerator. IPDPS 2008: 1-8
2007
16EEXiaojun Wang, Miriam Leeser: K-means Clustering for Multispectral Images Using Floating-Point Divide. FCCM 2007: 151-162
2006
15EEXiaojun Wang, Xiaofeng Zhou: Application and Integration of Information Technology in Water Resources Informatization. APWeb 2006: 1004-1009
14EEXiaojun Wang, Sherman Braganza, Miriam Leeser: Advanced Components in the Variable Precision Floating-Point Library. FCCM 2006: 249-258
13EEXin Zhang, Bin Liu, Wei Li, Y. Xi, David Bermingham, Xiaojun Wang: IPv6-Oriented 4*OC768 Packet Classification with Deriving-Merging Partition and Field-Variable Encoding Algorithm. INFOCOM 2006
2004
12 Li-Chuan Weng, Xiaojun Wang, Alan P. Su, Bin Liu: Low Power Heuristic Block-level Voltage/Frequency Scheduling. ESA/VLSI 2004: 577-581
11EEValentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints. J. Electronic Testing 20(1): 61-78 (2004)
2003
10EEXiaojun Wang, Brent E. Nelson: Tradeoffs of Designing Floating-Point Division and Square Root on Virtex FPGAs. FCCM 2003: 195-
9EELi-Chuan Weng, Xiaojun Wang, Bin Liu: A Survey of Dynamic Power Optimization Techniques. IWSOC 2003: 48-52
2001
8EEValentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: Mixed Classical Scheduling Algorithms and Tree Growing Technique in Block-Test Scheduling under Power Constraints. IEEE International Workshop on Rapid System Prototyping 2001: 162-167
7EEV. Muresan, Xiaojun Wang, Mircea Vladutiu: A combined tree growing technique for block-test scheduling under power constraints. ISCAS (5) 2001: 255-258
2000
6EEValentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: Distribution-graph based approach and extended tree growing technique in power-constrained block-test scheduling. Asian Test Symposium 2000: 465-470
5EEValentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: Power-Constrained Block-Test List Scheduling. IEEE International Workshop on Rapid System Prototyping 2000: 182-187
4EEJin Ding, David Moloney, Xiaojun Wang: Aliasing-Free Space and Time Compactions with Limited Overhead. ISQED 2000: 355-360
3 Valentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: A comparison of classical scheduling approaches in power-constrained block-test scheduling. ITC 2000: 882-891
2EEValentin Muresan, Xiaojun Wang, Valentina Muresan, Mircea Vladutiu: The Left Edge Algorithm and the Tree Growing Technique in Block-Test Scheduling under Power Constraints. VTS 2000: 417-422
1998
1EEGregory D. Speegle, Xiaojun Wang, Le Gruenwald: A Meta-Structure for Supporting Multimedia Editing in Object-Oriented Databases. BNCOD 1998: 89-102

Coauthor Index

1David Bermingham [13] [20]
2Sherman Braganza [14]
3Jin Ding [4]
4Le Gruenwald [1]
5Alan Kennedy [17] [19]
6Miriam Leeser [14] [16] [18]
7Wei Li [13]
8Bin Liu [9] [12] [13] [17] [19]
9Zhen Liu [19]
10David Moloney [4]
11V. Muresan [7]
12Valentin Muresan [2] [3] [5] [6] [8] [11]
13Valentina Muresan [2] [3] [5] [6] [8] [11]
14Brent E. Nelson [10]
15Gregory D. Speegle [1]
16Alan P. Su [12]
17Mircea Vladutiu [2] [3] [5] [6] [7] [8] [11]
18Li-Chuan Weng [9] [12]
19Y. Xi [13]
20Xin Zhang [13]
21Liu Zhen [20]
22Xiaofeng Zhou [15]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)