dblp.uni-trier.dewww.uni-trier.de

Wesley Peck

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
10EEShane Santner, Wesley Peck, Jason Agron, David L. Andrews: Symmetric Multiprocessor Design for Hybrid CPU/FPGA SoCs. ARC 2008: 99-110
9EEDavid L. Andrews, Ron Sass, Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp: Achieving Programming Model Abstractions for Reconfigurable Computing. IEEE Trans. VLSI Syst. 16(1): 34-44 (2008)
2007
8 Erik Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, David L. Andrews: Memory Hierarchy for MCSoPC Multithreaded Systems. ERSA 2007: 44-50
7EEErik Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, David L. Andrews: Supporting High Level Language Semantics Within Hardware Resident Threads. FPL 2007: 98-103
2006
6 David L. Andrews, Ron Sass, Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp: The Case for High Level Programming Models for Reconfigurable Computers. ERSA 2006: 21-32
5EEErik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp, Ron Sass, David L. Andrews: Enabling a Uniform Programming Model Across the Software/Hardware Boundary. FCCM 2006: 89-98
4EEWesley Peck, Erik Anderson, Jason Agron, Jim Stevens, Fabrice Baijot, David L. Andrews: Hthreads: A Computational Model for Reconfigurable Devices. FPL 2006: 1-4
3EEJason Agron, Wesley Peck, Erik Anderson, David L. Andrews, Ed Komp, Ron Sass, Fabrice Baijot, Jim Stevens: Run-Time Services for Hybrid CPU/FPGA Systems on Chip. RTSS 2006: 3-12
2005
2EERazali Jidin, David L. Andrews, Wesley Peck, Dan Chirpich, Kevin Stout, John M. Gauch: Evaluation of the Hybrid Multithreading Programming Model using Image Processing Transforms. IPDPS 2005
2004
1EEDavid L. Andrews, Douglas Niehaus, Razali Jidin, Michael Finley, Wesley Peck, Michael Frisbie, Jorge L. Ortiz, Ed Komp, Peter J. Ashenden: Programming Models for Hybrid FPGA-CPU Computational Components: A Missing Link. IEEE Micro 24(4): 42-53 (2004)

Coauthor Index

1Jason Agron [3] [4] [5] [6] [7] [8] [9] [10]
2Erik Anderson [3] [4] [5] [6] [7] [8] [9]
3David L. Andrews [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
4Peter J. Ashenden [1]
5Fabrice Baijot [3] [4] [5] [6] [7] [8] [9]
6Dan Chirpich [2]
7Michael Finley [1]
8Michael Frisbie [1]
9John M. Gauch [2]
10Razali Jidin [1] [2]
11Ed Komp [1] [3] [5] [6] [9]
12Douglas Niehaus [1]
13Jorge L. Ortiz [1]
14Shane Santner [10]
15Ron Sass (Ron R. Sass) [3] [5] [6] [9]
16Jim Stevens [3] [4] [5] [6] [7] [8] [9]
17Kevin Stout [2]
18Seth Warn [7] [8]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)