dblp.uni-trier.dewww.uni-trier.de

Roman Koch

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
12EEThilo Pionteck, Carsten Albrecht, Roman Koch, Torben Brix, Erik Maehle: Design and Simulation of Runtime Reconfigurable Systems. DDECS 2008: 154-157
11EEThilo Pionteck, Roman Koch, Carsten Albrecht, Erik Maehle, Michael Meitinger, Rainer Ohlendorf, Thomas Wild, Andreas Herkersdorf: Network processors. FPL 2008: 352
10EEThilo Pionteck, Carsten Albrecht, Roman Koch, Erik Maehle: On the design parameters of runtime reconfigurable systems. FPL 2008: 683-686
9EECarsten Albrecht, Philipp Roß, Roman Koch, Thilo Pionteck, Erik Maehle: Performance Analysis of Bus-Based Interconnects for a Run-Time Reconfigurable Co-Processor Platform. PDP 2008: 200-205
8EECarsten Albrecht, Roman Koch, Thilo Pionteck, Erik Maehle, Michael Werner, Rudolf Fuchsen: WCET determination tool for embedded systems software. SimuTools 2008: 48
7EEThilo Pionteck, Carsten Albrecht, Roman Koch, Erik Maehle: Adaptive Communication Architectures for Runtime Reconfigurable System-on-Chips. Parallel Processing Letters 18(2): 275-289 (2008)
2007
6EERoman Koch, Thilo Pionteck, Carsten Albrecht, Erik Maehle: A Lightweight Framework for Runtime Reconfigurable System Prototyping. IEEE International Workshop on Rapid System Prototyping 2007: 61-64
5EEThilo Pionteck, Carsten Albrecht, Roman Koch, Erik Maehle, Michael Hübner, Jürgen Becker: Communication Architectures for Dynamically Reconfigurable FPGA Designs. IPDPS 2007: 1-8
2006
4EEThilo Pionteck, Carsten Albrecht, Roman Koch: A dynamically reconfigurable packet-switched network-on-chip. DATE 2006: 136-137
3EEThilo Pionteck, Roman Koch, Carsten Albrecht: Applying Partial Reconfiguration to Networks-On-Chips. FPL 2006: 1-6
2EERoman Koch, Thilo Pionteck, Carsten Albrecht, Erik Maehle: An adaptive system-on-chip for network applications. IPDPS 2006
1EECarsten Albrecht, Jürgen Foag, Roman Koch, Erik Maehle: DynaCORE - A Dynamically Reconfigurable Coprocessor Architecture for Network Processors. PDP 2006: 101-108

Coauthor Index

1Carsten Albrecht [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
2Jürgen Becker [5]
3Torben Brix [12]
4Jürgen Foag [1]
5Rudolf Fuchsen [8]
6Andreas Herkersdorf [11]
7Michael Hübner [5]
8Erik Maehle [1] [2] [5] [6] [7] [8] [9] [10] [11] [12]
9Michael Meitinger [11]
10Rainer Ohlendorf [11]
11Thilo Pionteck [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
12Philipp Roß [9]
13Michael Werner [8]
14Thomas Wild [11]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)