dblp.uni-trier.dewww.uni-trier.de

Mario García-Valderas

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
11EEMario García-Valderas, Luis Entrena, Raúl Fernández Cardenal, Celia López-Ongil, Marta Portela-García: SET Emulation Under a Quantized Delay Model. J. Electronic Testing 25(1): 107-116 (2009)
2007
10EEMario García-Valderas, Raúl Fernández Cardenal, Celia López-Ongil, Marta Portela-García, Luis Entrena: SET Emulation Under a Quantized Delay Model. DFT 2007: 68-77
9EEMarta Portela-García, Celia López-Ongil, Mario García-Valderas, Luis Entrena: A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors. IOLTS 2007: 101-106
8EECelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Techniques for Fast Transient Fault Grading Based on Autonomous Emulation CoRR abs/0710.4757: (2007)
2006
7 Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena-Arrontes: An Extension of Transient Fault Emulation Techniques to Circuits with Embedded Memories. DDECS 2006: 218-219
6EEMario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena: Emulation-based Fault Injection in Circuits with Embedded Memories. IOLTS 2006: 183-184
2005
5EECelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Techniques for Fast Transient Fault Grading Based on Autonomous Emulation. DATE 2005: 308-309
4 Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation. FPL 2005: 397-402
3EECelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Autonomous Transient Fault Emulation on FPGAs for Accelerating Fault Grading. IOLTS 2005: 43-48
2004
2EEMichael G. Lorenz, Luis Mengibar, Mario García-Valderas, Luis Entrena: Power Consumption Reduction Through Dynamic Reconfiguration. FPL 2004: 751-760
1EEMario García-Valderas, Celia López-Ongil, Marta Portela-García, Luis Entrena: Transient Fault Emulation of Hardened Circuits in FPGA Platforms. IOLTS 2004: 109-114

Coauthor Index

1Raúl Fernández Cardenal [10] [11]
2Luis Entrena (Luis Entrena-Arrontes) [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
3Celia López-Ongil (Celia López) [1] [3] [4] [5] [6] [7] [8] [9] [10] [11]
4Michael G. Lorenz [2]
5Luis Mengibar [2]
6Marta Portela-García [1] [3] [4] [5] [6] [7] [8] [9] [10] [11]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)