dblp.uni-trier.dewww.uni-trier.de

Mustafa Celik

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
14EEAyhan A. Mutlu, Jiayong Le, Ruben Molina, Mustafa Celik: Parametric analysis to determine accurate interconnect extraction corners for design performance. ISQED 2009: 419-423
2008
13EEXin Li, Jiayong Le, Mustafa Celik, Lawrence T. Pileggi: Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 1041-1054 (2008)
2007
12EEAyhan A. Mutlu, Kelvin J. Le, Mustafa Celik, Dar-sun Tsien, Garry Shyu, Long-Ching Yeh: An Exploratory Study on Statistical Timing Analysis and Parametric Yield Optimization. ISQED 2007: 677-684
2005
11 Xin Li, Jiayong Le, Mustafa Celik, Lawrence T. Pileggi: Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations. ICCAD 2005: 844-851
2001
10EEYi-Chang Lu, Mustafa Celik, Tak Young, Lawrence T. Pileggi: Min/max On-Chip Inductance Models and Delay Metrics. DAC 2001: 341-346
1999
9EEEmrah Acar, Altan Odabasioglu, Mustafa Celik, Lawrence T. Pileggi: S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric. Great Lakes Symposium on VLSI 1999: 60-63
8EEAltan Odabasioglu, Mustafa Celik, Lawrence T. Pileggi: Practical considerations for passive reduction of RLC circuits. ICCAD 1999: 214-220
7EEMustafa Celik, Lawrence T. Pileggi: Metrics and bounds for phase delay and signal attenuation in RC(L)clock trees. IEEE Trans. on CAD of Integrated Circuits and Systems 18(3): 293-300 (1999)
1998
6EEAltan Odabasioglu, Mustafa Celik, Lawrence T. Pileggi: PRIMA: passive reduced-order interconnect macromodeling algorithm. IEEE Trans. on CAD of Integrated Circuits and Systems 17(8): 645-654 (1998)
1997
5EEZhijiang He, Mustafa Celik, Lawrence T. Pileggi: SPIE: Sparse Partial Inductance Extraction. DAC 1997: 137-140
4EEAltan Odabasioglu, Mustafa Celik, Lawrence T. Pileggi: PRIMA: passive reduced-order interconnect macromodeling algorithm. ICCAD 1997: 58-65
3EEMustafa Celik, Andreas C. Cangellaris: Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques. IEEE Trans. on CAD of Integrated Circuits and Systems 16(5): 485-496 (1997)
1996
2EEMustafa Celik, Andreas C. Cangellaris: A general dispersive multiconductor transmission line model for interconnect simulation in SPICE. ICCAD 1996: 563-568
1994
1 Mustafa Celik, O. Ocali, Mehmet Ali Tan, Abdullah Atalar: Improving AWE Accuracy Using Multipoint Padé Approximation. ISCAS 1994: 379-382

Coauthor Index

1Emrah Acar [9]
2Abdullah Atalar [1]
3Andreas C. Cangellaris [2] [3]
4Zhijiang He [5]
5Jiayong Le [11] [13] [14]
6Kelvin J. Le [12]
7Xin Li [11] [13]
8Yi-Chang Lu [10]
9Ruben Molina [14]
10Ayhan A. Mutlu [12] [14]
11O. Ocali [1]
12Altan Odabasioglu [4] [6] [8] [9]
13Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) [4] [5] [6] [7] [8] [9] [10] [11] [13]
14Garry Shyu [12]
15Mehmet Ali Tan [1]
16Dar-sun Tsien [12]
17Long-Ching Yeh [12]
18Tak Young [10]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)