dblp.uni-trier.dewww.uni-trier.de

Swapna Banerjee

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
25EESantanu Sarkar, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee: An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture. ISCAS 2008: 149-152
24EESounak Roy, Swapna Banerjee: A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier. VLSI Design 2008: 323-329
2006
23EEAbhijeet Jadhav, Swapna Banerjee, P. K. Dutta, R. R. Paul, Mausami Pal, P. Banerjee, K. Chaudhuri, J. Chatterjee: Quantitative Analysis of Histopathological Features of Precancerous Lesion and Condition Using Image Processing Technique. CBMS 2006: 231-236
22EEJ. Bhattacharyya, P. Mandal, R. Banerjee, Swapna Banerjee: Real Time Dynamic Receive Apodization for an Ultrasound Imaging System. VLSI Design 2006: 534-537
21EEDebashis Dutta, Ritesh Ujjwal, Swapna Banerjee: Design of Low-Voltage Low-Power Continuous-Time Filter for Hearing Aid Application Using CMOS Current Conveyor Based Translinear Loop. VLSI Design 2006: 587-592
20EESanjoy Kumar Dey, Swapna Banerjee: An 8-Bit, 3.8GHz Dynamic BiCMOS Comparator for High-Performance ADC. VLSI Design 2006: 593-598
2005
19EESamiran Halder, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Swapna Banerjee: A 160MSPS 8-Bit Pipeline Based ADC. VLSI Design 2005: 313-318
18EESamiran Halder, Swapna Banerjee, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Sanjoy Kumar Dey: A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm2 Segmented Current Steering CMOS DAC. VLSI Design 2005: 319-322
17EEDebashis Dutta, Wouter A. Serdijn, Swapna Banerjee, Sriram Gupta: A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design. VLSI Design 2005: 850-853
16EEKoushik Maharatna, Swapna Banerjee, Eckhard Grass, Milos Krstic, Alfonso Troya: Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture. IEEE Trans. Circuits Syst. Video Techn. 15(11): 1463-1474 (2005)
2004
15EEBipul Das, Swapna Banerjee: Homogeneity Induced Inertial Snake with Application to Medical Image Segmentation. CBMS 2004: 304-309
14EEAbhishek Mitra, Swapna Banerjee: A New Interpolation Free Method for X-ray CT Image Reconstruction. CBMS 2004: 54-
2003
13EEBipul Das, Swapna Banerjee: A Novel Ram Architecture For Bit-Plane Based Coding. DCC 2003: 421
12EEManisha Pattanaik, Swapna Banerjee: A New Approach to Analyze a Sub-micron CMOS Inverter. VLSI Design 2003: 116-121
11EEBipul Das, Swapna Banerjee: A Memory Efficient 3-D DWT Architecture. VLSI Design 2003: 208-
2002
10EEBipul Das, Swapna Banerjee: A Wavelet Based Low Complexity Embedded Block Coding Algorithm. DCC 2002: 452
2001
9EEBipul Das, Swapna Banerjee: A CORDIC based array architecture for complex discrete wavelet transform. ACM Great Lakes Symposium on VLSI 2001: 79-84
8EEAyan Banerjee, Anindya Sundar Dhar, Swapna Banerjee: FPGA realization of a CORDIC based FFT processor for biomedical signal processing. Microprocessors and Microsystems 25(3): 131-142 (2001)
7EEKoushik Maharatna, Swapna Banerjee: A VLSI array architecture for Hough transform. Pattern Recognition 34(7): 1503-1512 (2001)
6EEKoushik Maharatna, A. S. Dhar, Swapna Banerjee: A VLSI array architecture for realization of DFT, DHT, DCT and DST. Signal Processing 81(9): 1813-1822 (2001)
2000
5 Bipul Das, S. K. Mitra, Swapna Banerjee: Knowledge Base System for Diagnostic Assessment of Doppler Spectogram. MICAI 2000: 405-416
1995
4EEG. Hari Rama Krishna, Amit K. Aditya, Nirmal B. Chakrabarti, Swapna Banerjee: Analysis of temperature dependence of Si-Ge HBT. VLSI Design 1995: 268-271
3EEG. Hari Rama Krishna, Amit K. Aditya, Nirmal B. Chakrabarti, Swapna Banerjee: Finite element analysis of SiGe heterojunction devices. IEEE Trans. on CAD of Integrated Circuits and Systems 14(7): 803-814 (1995)
1994
2 G. Hari Rama Krishna, Nirmal B. Chakrabarti, Swapna Banerjee: Finite Element Analysis of SIGe npn HBT. VLSI Design 1994: 319-322
1971
1 S. K. Mitra, Swapna Banerjee: On the Probability Distribution of Round-off Errors Propagated in Tabular Differences. Australian Computer Journal 3(2): 60-68 (1971)

Coauthor Index

1Amit K. Aditya [3] [4]
2Ayan Banerjee [8]
3P. Banerjee [23]
4R. Banerjee [22]
5Vinay Belde [25]
6J. Bhattacharyya [22]
7Nirmal B. Chakrabarti [2] [3] [4]
8Anirban Chatterjee [18] [19]
9J. Chatterjee [23]
10K. Chaudhuri [23]
11Bipul Das [5] [9] [10] [11] [13] [15]
12Sanjoy Kumar Dey [18] [20] [25]
13A. S. Dhar [6]
14Anindya Sundar Dhar [8]
15Debashis Dutta [17] [21]
16P. K. Dutta [23]
17Arindrajit Ghosh [18] [19]
18Eckhard Grass [16]
19Sriram Gupta [17]
20Samiran Halder [18] [19]
21Abhijeet Jadhav [23]
22G. Hari Rama Krishna [2] [3] [4]
23Milos Krstic [16]
24Koushik Maharatna [6] [7] [16]
25P. Mandal [22]
26Abhishek Mitra [14]
27S. K. Mitra [1] [5]
28Mausami Pal [23]
29Manisha Pattanaik [12]
30R. R. Paul [23]
31Ravi Sankar Prasad [18] [19] [25]
32Sounak Roy [24]
33Santanu Sarkar [25]
34Wouter A. Serdijn [17]
35Alfonso Troya [16]
36Ritesh Ujjwal [21]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)