dblp.uni-trier.dewww.uni-trier.de

Ravi Sankar Prasad

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
3EESantanu Sarkar, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee: An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture. ISCAS 2008: 149-152
2005
2EESamiran Halder, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Swapna Banerjee: A 160MSPS 8-Bit Pipeline Based ADC. VLSI Design 2005: 313-318
1EESamiran Halder, Swapna Banerjee, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Sanjoy Kumar Dey: A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm2 Segmented Current Steering CMOS DAC. VLSI Design 2005: 319-322

Coauthor Index

1Swapna Banerjee [1] [2] [3]
2Vinay Belde [3]
3Anirban Chatterjee [1] [2]
4Sanjoy Kumar Dey [1] [3]
5Arindrajit Ghosh [1] [2]
6Samiran Halder [1] [2]
7Santanu Sarkar [3]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)