dblp.uni-trier.dewww.uni-trier.de

Rodolfo Azevedo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
18EEFernando Kronbauer, Alexandro Baldassin, Bruno Albertini, Paulo Centoducatte, Sandro Rigo, Guido Araujo, Rodolfo Azevedo: A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation. IEEE International Workshop on Rapid System Prototyping 2007: 123-129
17EEFelipe Klein, Guido Araujo, Rodolfo Azevedo, Roberto Leao, Luiz C. V. dos Santos: A multi-model power estimation engine for accuracy optimization. ISLPED 2007: 280-285
16EERichard Maciel, Bruno Albertini, Sandro Rigo, Guido Araujo, Rodolfo Azevedo: A Methodology and Toolset to Enable SystemC and VHDL Co-simulation. ISVLSI 2007: 351-356
15EEFelipe Klein, Guido Araujo, Rodolfo Azevedo, Roberto Leao, Luiz C. V. dos Santos: On the Limitations of Power Macromodeling Techniques. ISVLSI 2007: 395-400
2006
14EERicardo Santos, Rodolfo Azevedo, Guido Araujo: 2D-VLIW: An Architecture Based on the Geometry of Computation. ASAP 2006: 87-94
13EERicardo Santos, Rodolfo Azevedo, Guido Araujo: Exploiting dynamic reconfiguration techniques: the 2D-VLIW approach. IPDPS 2006
2005
12EECristiano C. de Araujo, Edna Barros, Rodolfo Azevedo, Guido Araujo: Processor Centric Specification and Modelling of MPSoCs. FDL 2005: 303-315
11EERichard E. Billo, Rodolfo Azevedo, Guido Araujo, Paulo Centoducatte, Eduardo Wanderley Netto: Design of a decompressor engine on a SPARC processor. SBCCI 2005: 110-114
10EERodolfo Azevedo, Sandro Rigo, Marcus Bartholomeu, Guido Araujo, Cristiano C. de Araujo, Edna Barros: The ArchC Architecture Description Language and Tools. International Journal of Parallel Programming 33(5): 453-484 (2005)
2004
9EEEduardo Wanderley Netto, Rodolfo Azevedo, Paulo Centoducatte, Guido Araujo: Multi-profile based code compression. DAC 2004: 244-249
8EEPablo Viana, Edna Barros, Sandro Rigo, Rodolfo Azevedo, Guido Araujo: Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology. DATE 2004: 734-735
7 Edson Borin, Felipe Klein, Nahri Moreano, Rodolfo Azevedo, Guido Araujo: Fast instruction set custornization. ESTImedia 2004: 53-58
6EEEduardo Wanderley Netto, Rodolfo Azevedo, Paulo Centoducatte, Guido Araujo: Multi-Profile Instruction Based Compression. SBAC-PAD 2004: 23-29
5EESandro Rigo, Guido Araujo, Marcus Bartholomeu, Rodolfo Azevedo: ArchC: A SystemC-Based Architecture Description Language. SBAC-PAD 2004: 66-73
4EEMarcus Bartholomeu, Rodolfo Azevedo, Sandro Rigo, Guido Araujo: Optimizations for Compiled Simulation Using Instruction Type Information. SBAC-PAD 2004: 74-81
2003
3EEPablo Viana, Edna Barros, Sandro Rigo, Rodolfo Azevedo, Guido Araujo: Exploring Memory Hierarchy with ArchC. SBAC-PAD 2003: 2-9
2001
2EEMarcio Buss, Rodolfo Azevedo, Paulo Centoducatte, Guido Araujo: Tailoring pipeline bypassing and functional unit mapping to application in clustered VLIW architectures. CASES 2001: 141-148
2000
1EEGuido Araujo, Paulo Centoducatte, Rodolfo Azevedo, Ricardo Pannain: Expression-tree-based algorithms for code compression on embedded RISC architectures. IEEE Trans. VLSI Syst. 8(5): 530-533 (2000)

Coauthor Index

1Bruno Albertini [16] [18]
2Cristiano C. de Araujo [10] [12]
3Guido Araujo [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18]
4Alexandro Baldassin [18]
5Edna Barros [3] [8] [10] [12]
6Marcus Bartholomeu [4] [5] [10]
7Richard E. Billo [11]
8Edson Borin [7]
9Marcio Buss [2]
10Paulo Centoducatte [1] [2] [6] [9] [11] [18]
11Felipe Klein [7] [15] [17]
12Fernando Kronbauer [18]
13Roberto Leao [15] [17]
14Richard Maciel [16]
15Nahri Moreano [7]
16Eduardo Wanderley Netto [6] [9] [11]
17Ricardo Pannain [1]
18Sandro Rigo [3] [4] [5] [8] [10] [16] [18]
19Luiz C. V. dos Santos [15] [17]
20Ricardo Santos [13] [14]
21Pablo Viana [3] [8]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)