dblp.uni-trier.dewww.uni-trier.de

Paul Six

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1998
12EEJulio Leao da Silva Jr., Chantal Ykman-Couvreur, Miguel Miranda, Kris Croes, Sven Wuytack, Gjalt G. de Jong, Francky Catthoor, Diederik Verkest, Paul Six, Hugo De Man: Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer. DAC 1998: 76-81
11EEZohair Sahraoui, Francky Catthoor, Paul Six, Hugo De Man: Techniques for Reducing the Number of Decisions and Backtracks in Combinational Test Generation. J. Electronic Testing 12(3): 217-238 (1998)
1995
10EEZohair Sahraoui, Paul Six, Ivo Bolsens, Hugo De Man: Search space reduction through clustering in test generation. EURO-DAC 1995: 242-247
9EELuc Rijnders, Zohair Sahraoui, Paul Six, Hugo De Man: Timing optimization by bit-level arithmetic transformations. EURO-DAC 1995: 48-53
1992
8 Evagelos Katsadas, Zohair Sahraoui, M. Wouters, Veerle Derudder, Ivo Bolsens, Paul Six, Hugo De Man: Regular Module Generation or Standard Cells: Two Alternative Implementations of a Library of Functional Building Blocks. Synthesis for Control Dominated Circuits 1992: 167-181
7 Augusli Kifli, R. De Wulf, J. Zegers, Gert Goossens, Paul Six, Hugo De Man: Flag/Condition Handling and Branch Assignment for Large Microcoded Controllers. Synthesis for Control Dominated Circuits 1992: 61-71
1991
6EEPaul Vanoostende, Paul Six, Hugo De Man: DARSI: RC data reduction [VLSI simulation]. IEEE Trans. on CAD of Integrated Circuits and Systems 10(4): 493-500 (1991)
1990
5EEH. Cai, Stefaan Note, Paul Six, Hugo De Man: A Data Path Layout Assembler for High Performance DSP Circuits. DAC 1990: 306-311
4EEJ. Zegers, Paul Six, Jan M. Rabaey, Hugo De Man: CGE: automatic generation of controllers in the CATHEDRAL-II silicon compiler. EURO-DAC 1990: 617-621
1989
3EEI. Vandeweerd, Kris Croes, Luc Rijnders, Paul Six, Hugo De Man: REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures. DAC 1989: 694-697
2EEI. Vandeweerd, Kris Croes, Luc Rijnders, Paul Six, Hugo De Man: REDUSA: module generation by automatic elimination of superfluous blocks in regular structures. IEEE Trans. on CAD of Integrated Circuits and Systems 8(9): 989-998 (1989)
1986
1EEPaul Six, Luc J. M. Claesen, Jan M. Rabaey, Hugo De Man: An intelligent module generator environment. DAC 1986: 730-735

Coauthor Index

1Ivo Bolsens [8] [10]
2H. Cai [5]
3Francky Catthoor [11] [12]
4Luc J. M. Claesen [1]
5Kris Croes [2] [3] [12]
6Veerle Derudder [8]
7Gert Goossens [7]
8Gjalt G. de Jong [12]
9Evagelos Katsadas [8]
10Augusli Kifli [7]
11Hugo De Man [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
12Miguel Miranda [12]
13Stefaan Note [5]
14Jan M. Rabaey [1] [4]
15Luc Rijnders [2] [3] [9]
16Zohair Sahraoui [8] [9] [10] [11]
17Julio Leao da Silva Jr. [12]
18I. Vandeweerd [2] [3]
19Paul Vanoostende [6]
20Diederik Verkest [12]
21M. Wouters [8]
22R. De Wulf [7]
23Sven Wuytack [12]
24Chantal Ykman-Couvreur [12]
25J. Zegers [4] [7]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)