dblp.uni-trier.dewww.uni-trier.de

Miguel L. Silva

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
9EEMiguel L. Silva, João Canas Ferreira: Generation of partial FPGA configurations at run-time. FPL 2008: 367-372
8EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira: Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution. IEEE Trans. VLSI Syst. 16(11): 1545-1558 (2008)
2006
7EEMiguel L. Silva, João Canas Ferreira: Support for partial run-time reconfiguration of platform FPGAs. Journal of Systems Architecture 52(12): 709-726 (2006)
2005
6EEMiguel L. Silva, João Canas Ferreira: Using a Tightly-Coupled Pipeline in Dynamically Reconfigurable Platform FPGAs. DSD 2005: 383-387
2003
5EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira: Run-Time Management of Logic Resources on Reconfigurable Systems. DATE 2003: 10974-10979
2002
4EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira: A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs. DATE 2002: 1126
3EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. M. Ferreira: On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs. FPL 2002: 302-311
2EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira: Active Replication: Towards a Truly SRAM-Based FPGA On-Line Concurrent Testing. IOLTW 2002: 165-169
2001
1EEManuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira: DRAFT: An On-Line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs. IOLTW 2001: 34-36

Coauthor Index

1Gustavo R. Alves [1] [2] [3] [4] [5] [8]
2João Canas Ferreira [6] [7] [9]
3José M. Ferreira [1] [2] [4] [5] [8]
4José M. M. Ferreira [3]
5Manuel G. Gericota [1] [2] [3] [4] [5] [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)