dblp.uni-trier.dewww.uni-trier.de

Jong-Ru Guo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
14EEChao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Bryan S. Goda, John F. McDonald: A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits. IEEE Trans. VLSI Syst. 15(9): 1051-1054 (2007)
2005
13 Chao You, Jong-Ru Guo, Michael Chu, Russell P. Kraft, Bryan S. Goda, John F. McDonald: A 11 GHz FPGA with Test Applications. FPL 2005: 101-105
12EEJong-Ru Guo, Chao You, Michael Chu, Okan Erdogan, Russell P. Kraft, John F. McDonald: A High Speed Reconfigurable Gate Array for Gigahertz Applications. ISVLSI 2005: 124-129
11EEJong-Ru Guo, Chao You, Kuan Zhou, Michael Chu, Peter F. Curran, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC. Integration 38(3): 525-540 (2005)
10EEKuan Zhou, Jong-Ru Guo, Chao You, John Mayega, Russell P. Kraft, T. Zhang, John F. McDonald, Bryan S. Goda: Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques. Journal of Circuits, Systems, and Computers 14(2): 179-194 (2005)
9EEChao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Peter F. Curran, Kuan Zhou, Bryan S. Goda, John F. McDonald: A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block. Microprocessors and Microsystems 29(2-3): 121-131 (2005)
2004
8EEJong-Ru Guo, Chao You, Paul F. Curran, Michael Chu, Kuan Zhou, Jiedong Diao, A. George, Russell P. Kraft, John F. McDonald: The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA. ACM Great Lakes Symposium on VLSI 2004: 141-144
7EEJong-Ru Guo, Chao You, Michael Chu, Robert W. Heikaus, Kuan Zhou, Okan Erdogan, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: The gigahertz FPGA: design consideration and applications. FPGA 2004: 248
2003
6EEChao You, Jong-Ru Guo, Russell P. Kraft, Kuan Zhou, Michael Chu, John F. McDonald: A 5-20 GHz, low power FPGA implemented by SiGe HBT BiCMOS technology. ACM Great Lakes Symposium on VLSI 2003: 37-40
5 Jong-Ru Guo, Chao You, Michael Chu, Kuan Zhou, Young Uk Yim, Robert W. Heikaus, Russell P. Kraft, John F. McDonald: A Novel Multi-Speed, Power Saving Architecture for SiGe HBT FPGA. Engineering of Reconfigurable Systems and Algorithms 2003: 181-187
4EEJong-Ru Guo, Chao You, Kuan Zhou, Bryan S. Goda, Russell P. Kraft, John F. McDonald: A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology. FPGA 2003: 145-153
3EEKuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda: A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme. FPGA 2003: 248
2EEChao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Robert W. Heikaus, Okan Erdogan, Peter F. Curran, Bryan S. Goda, Kuan Zhou, John F. McDonald: Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory. FPL 2003: 11-20
2002
1EE Channakeshav, Kuan Zhou, Jong-Ru Guo, Chao You, Bryan S. Goda, Russell P. Kraft, John F. McDonald: Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques. FPL 2002: 414-423

Coauthor Index

1 Channakeshav [1] [3]
2Michael Chu [2] [3] [5] [6] [7] [8] [9] [11] [12] [13] [14]
3Paul F. Curran [8]
4Peter F. Curran [2] [9] [11]
5Jiedong Diao [7] [8] [11]
6Okan Erdogan [2] [7] [12]
7A. George [8]
8Bryan S. Goda [1] [2] [3] [4] [7] [9] [10] [11] [13] [14]
9Robert W. Heikaus [2] [5] [7]
10Russell P. Kraft [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
11John Mayega [3] [10]
12John F. McDonald [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
13Young Uk Yim [5]
14Chao You [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
15T. Zhang [10]
16Kuan Zhou [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)