Integration
, Volume 23
Volume 23, Number 1, October 1997
R. Moreno
,
Román Hermida
,
Milagros Fernández
,
Hortensia Mecha
:
A unified approach for scheduling and allocation.
1-35
Electronic Edition
(link)
BibTeX
Salil Raje
,
Majid Sarrafzadeh
:
Scheduling with multiple voltages.
37-59
Electronic Edition
(link)
BibTeX
F. Y. Young
,
D. F. Wong
:
How good are slicing floorplans?
61-73
Electronic Edition
(link)
BibTeX
Franco Fummi
,
Donatella Sciuto
:
A complete testing strategy based on interacting and hierarchical FSMs.
75-93
Electronic Edition
(link)
BibTeX
Jack P. F. Glas
:
An embedded CDMA-receiver A design example.
95-111
Electronic Edition
(link)
BibTeX
Volume 23, Number 2, November 1997
Michael Braun
,
Guy Even
,
Thomas Walle
:
Mirroring: a technique for pipelining semi-systolic and systolic arrays.
115-130
Electronic Edition
(link)
BibTeX
C. A. J. van Eijk
:
A BDD-based verification method for large synthesized circuits.
131-149
Electronic Edition
(link)
BibTeX
Joseph L. Ganley
:
Accuracy and fidelity of fast net length estimates.
151-155
Electronic Edition
(link)
BibTeX
Shung-Chih Chen
,
Jer-Min Jou
:
Serial diagnostic fault simulation for synchronous sequential circuits.
157-170
Electronic Edition
(link)
BibTeX
Kenneth J. Schultz
:
Content-addressable memory core cells A survey.
171-188
Electronic Edition
(link)
BibTeX
Copyright ©
Sun May 17 00:03:48 2009 by
Michael Ley
(
ley@uni-trier.de
)