![]() | ![]() |
Uppsala University
List of publications from the DBLP Bibliography Server - FAQother persons with the same name:
2008 | ||
---|---|---|
79 | EE | Parosh Aziz Abdulla, Pavel Krcál, Wang Yi: R-Automata. CONCUR 2008: 67-81 |
78 | EE | Bengt Jonsson, Simon Perathoner, Lothar Thiele, Wang Yi: Cyclic dependencies in modular performance analysis. EMSOFT 2008: 179-188 |
77 | EE | Simon Tschirner, Liang Xuedong, Wang Yi: Model-based validation of QoS properties of biomedical sensor networks. EMSOFT 2008: 69-78 |
76 | EE | Wang Yi, Li Lihua, Zhang Ping, Liu Zemin: Optimal Threshold for Channel Estimation in MIMO-OFDM System. ICC 2008: 4376-4380 |
75 | EE | Tian Chen, Liu Wenyu, Wang Yi, Huaien Luo: A Uniform Host Protocol Framework Planning to Change. VTC Spring 2008: 2730-2734 |
74 | EE | Soonhoi Ha, Kiyoung Choi, Taewhan Kim, Krisztián Flautner, Sang Lyul Min, Wang Yi: Introduction to embedded systems week 2006 special issue. ACM Trans. Embedded Comput. Syst. 7(2): (2008) |
73 | EE | Jin Song Dong, Ping Hao, Shengchao Qin, Jun Sun, Wang Yi: Timed Automata Patterns. IEEE Trans. Software Eng. 34(6): 844-859 (2008) |
2007 | ||
72 | EE | Pavel Krcál, Martin Stigge, Wang Yi: Multi-processor Schedulability Analysis of Preemptive Real-Time Tasks with Variable Execution Times. FORMATS 2007: 274-289 |
71 | EE | Parosh Aziz Abdulla, Pavel Krcál, Wang Yi: Sampled Universality of Timed Automata. FoSSaCS 2007: 2-16 |
70 | EE | Elena Fersman, Pavel Krcál, Paul Pettersson, Wang Yi: Task automata: Schedulability, decidability and undecidability. Inf. Comput. 205(8): 1149-1172 (2007) |
2006 | ||
69 | Sang Lyul Min, Wang Yi: Proceedings of the 6th ACM & IEEE International conference on Embedded software, EMSOFT 2006, October 22-25, 2006, Seoul, Korea ACM 2006 | |
68 | EE | Pavel Krcál, Wang Yi: Communicating Timed Automata: The More Synchronous, the More Difficult to Verify. CAV 2006: 249-262 |
67 | EE | Geguang Pu, Chong Zhang, Zongyan Qiu, Jifeng He, Wang Yi: Integrating Timed Automata into Tabu Algorithm for HW-SW Partitioning. ICECCS 2006: 131-138 |
66 | EE | Gerd Behrmann, Alexandre David, Kim Guldstrand Larsen, John Håkansson, Paul Pettersson, Wang Yi, Martijn Hendriks: UPPAAL 4.0. QEST 2006: 125-126 |
65 | EE | Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi: Schedulability analysis of fixed-priority systems using timed automata. Theor. Comput. Sci. 354(2): 301-317 (2006) |
2005 | ||
64 | Paul Pettersson, Wang Yi: Formal Modeling and Analysis of Timed Systems, Third International Conference, FORMATS 2005, Uppsala, Sweden, September 26-28, 2005, Proceedings Springer 2005 | |
63 | EE | Paul Caspi, Alberto L. Sangiovanni-Vincentelli, Luís Almeida, Albert Benveniste, Bruno Bouyssounouse, Giorgio C. Buttazzo, Ivica Crnkovic, Werner Damm, Jakob Engblom, Gerhard Fohler, Marisol García-Valls, Hermann Kopetz, Yassine Lakhnech, François Laroussinie, Luciano Lavagno, Giuseppe Lipari, Florence Maraninchi, Philipp Peti, Juan Antonio de la Puente, Norman Scaife, Joseph Sifakis, Robert de Simone, Martin Törngren, Paulo Veríssimo, Andy J. Wellings, Reinhard Wilhelm, Tim A. C. Willemse, Wang Yi: Guidelines for a graduate curriculum on embedded software and systems. ACM Trans. Embedded Comput. Syst. 4(3): 587-611 (2005) |
62 | EE | Jifeng He, Dang Van Hung, Geguang Pu, Zongyan Qiu, Wang Yi: Exploring optimal solution to hardware/software partitioning for synchronous model. Formal Asp. Comput. 17(4): 443-460 (2005) |
61 | Paul Pettersson, Wang Yi: Guest Editors' Foreword. Nord. J. Comput. 12(2): 67- (2005) | |
2004 | ||
60 | EE | Pavel Krcál, Leonid Mokrushin, P. S. Thiagarajan, Wang Yi: Timed vs. Time-Triggered Automata. CONCUR 2004: 340-354 |
59 | EE | Jin Song Dong, Ping Hao, Shengchao Qin, Jun Sun, Wang Yi: Timed Patterns: TCOZ to Timed Automata. ICFEM 2004: 483-498 |
58 | EE | Geguang Pu, Dang Van Hung, Jifeng He, Wang Yi: An Optimal Approach to Hardware/Software Partitioning for Synchronous Model. IFM 2004: 363-381 |
57 | EE | Geguang Pu, Xiangpeng Zhao, Shuling Wang, Zongyan Qiu, Jifeng He, Wang Yi: An Approach to Hardware/Software Partitioning for Multiple Hardware Devices Model. SEFM 2004: 376-385 |
56 | EE | Pavel Krcál, Wang Yi: Decidable and Undecidable Problems in Schedulability Analysis Using Timed Automata. TACAS 2004: 236-250 |
55 | Elena Fersman, Wang Yi: A Generic Approach to Schedulability Analysis of Real-Time Tasks. Nord. J. Comput. 11(2): 129-147 (2004) | |
2003 | ||
54 | EE | Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi: TIMES: A Tool for Schedulability Analysis and Code Generation of Real-Time Systems. FORMATS 2003: 60-72 |
53 | EE | Johan Bengtsson, Wang Yi: On Clock Difference Constraints and Termination in Reachability Analysis of Timed Automata. ICFEM 2003: 491-503 |
52 | EE | Johan Bengtsson, Wang Yi: Timed Automata: Semantics, Algorithms and Tools. Lectures on Concurrency and Petri Nets 2003: 87-124 |
51 | EE | Alexandre David, Gerd Behrmann, Kim Guldstrand Larsen, Wang Yi: Unification & Sharing in Timed Automata Verification. SPIN 2003: 225-229 |
50 | EE | Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi: Schedulability Analysis Using Two Clocks. TACAS 2003: 224-239 |
49 | EE | Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: Compact Data Structures and State-Space Reduction for Model-Checking Real-Time Systems. Real-Time Systems 25(2-3): 255-275 (2003) |
48 | EE | Tiziana Margaria, Wang Yi: Introductory paper: scalability aspects of validation. STTT 5(1): 1-3 (2003) |
2002 | ||
47 | EE | Alexandre David, Gerd Behrmann, Kim Guldstrand Larsen, Wang Yi: A Tool Architecture for the Next Generation of Uppaal. 10th Anniversary Colloquium of UNU/IIST 2002: 352-366 |
46 | EE | Alexandre David, M. Oliver Möller, Wang Yi: Formal Verification of UML Statecharts with Real-Time Extensions. FASE 2002: 218-232 |
45 | EE | Gerd Behrmann, Johan Bengtsson, Alexandre David, Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: UPPAAL Implementation Secrets. FTRTFT 2002: 3-22 |
44 | EE | Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi: TIMES - A Tool for Modelling and Implementation of Embedded Systems. TACAS 2002: 460-464 |
43 | EE | Elena Fersman, Paul Pettersson, Wang Yi: Timed Automata with Asynchronous Processes: Schedulability and Decidability. TACAS 2002: 67-82 |
42 | EE | Huimin Lin, Wang Yi: Axiomatising timed automata. Acta Inf. 38(4): 277-305 (2002) |
41 | EE | Johan Bengtsson, W. O. David Griffioen, Kåre J. Kristoffersen, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: Automated verification of an audio-control protocol using UPPAAL. J. Log. Algebr. Program. 52-53: 163-181 (2002) |
40 | Tobias Amnell, Elena Fersman, Paul Pettersson, Hongyan Sun, Wang Yi: Code Synthesis for Timed Automata. Nord. J. Comput. 9(4): 269-300 (2002) | |
39 | EE | Bengt Jonsson, Wang Yi: Testing preorders for probabilistic processes can be characterized by simulations. Theor. Comput. Sci. 282(1): 33-51 (2002) |
2001 | ||
38 | Tiziana Margaria, Wang Yi: Tools and Algorithms for the Construction and Analysis of Systems, 7th International Conference, TACAS 2001 Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2001 Genova, Italy, April 2-6, 2001, Proceedings Springer 2001 | |
37 | Gu Dawu, Wang Yi: On the Techniques of Enhancing the Security of Block Ciphers. Operating Systems Review 35(4): 94-96 (2001) | |
36 | EE | Magnus Lindahl, Paul Pettersson, Wang Yi: Formal design and analysis of a gear controller. STTT 3(3): 353-368 (2001) |
2000 | ||
35 | EE | Alexandre David, Wang Yi: Modelling and analysis of a commercial field bus protocol. ECRTS 2000: 165-172 |
34 | EE | Huimin Lin, Wang Yi: A Complete Axiomatisation for Timed Automata. FSTTCS 2000: 277-289 |
33 | EE | Huimin Lin, Wang Yi: A Proof System for Timed Automata. FoSSaCS 2000: 208-222 |
32 | EE | Tobias Amnell, Alexandre David, Wang Yi: A Real-Time Animator for Hybrid Systems. LCTES 2000: 134-145 |
31 | EE | Tobias Amnell, Gerd Behrmann, Johan Bengtsson, Pedro R. D'Argenio, Alexandre David, Ansgar Fehnker, Thomas Hune, Bertrand Jeannet, Kim Guldstrand Larsen, M. Oliver Möller, Paul Pettersson, Carsten Weise, Wang Yi: UPPAAL - Now, Next, and Future. MOVEP 2000: 99-124 |
30 | EE | Anders Wall, Kristian Sandström, Jukka Mäki-Turja, Christer Norström, Wang Yi: Verifying temporal constraints on data in multi-rate transactions using timed automata. RTCSA 2000: 263-270 |
29 | EE | Fredrik Larsson, Paul Pettersson, Wang Yi: On Memory-Block Traversal Problems in Model-Checking Timed-Systems. TACAS 2000: 127-141 |
1999 | ||
28 | EE | Bengt Jonsson, Wang Yi: Fully Abstract Characterization of Probabilistic May Testing. ARTS 1999: 1-18 |
27 | EE | Gerd Behrmann, Kim Guldstrand Larsen, Justin Pearson, Carsten Weise, Wang Yi: Efficient Timed Reachability Analysis Using Clock Difference Diagrams. CAV 1999: 341-353 |
26 | EE | Christer Norström, Anders Wall, Wang Yi: Timed Automata as Task Models for Event-Driven Systems. RTCSA 1999: 182-189 |
25 | Kim Guldstrand Larsen, Justin Pearson, Carsten Weise, Wang Yi: Clock Difference Diagrams. Nord. J. Comput. 6(3): 271-298 (1999) | |
1998 | ||
24 | EE | Johan Bengtsson, Bengt Jonsson, Johan Lilius, Wang Yi: Partial Order Reductions for Timed Systems. CONCUR 1998: 485-500 |
23 | EE | Magnus Lindahl, Paul Pettersson, Wang Yi: Formal Design and Analysis of a Gear Controller. TACAS 1998: 281-297 |
1997 | ||
22 | Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: UPPAAL: Status & Developments. CAV 1997: 456-459 | |
21 | EE | Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: Efficient verification of real-time systems: compact data structure and state-space reduction. IEEE Real-Time Systems Symposium 1997: 14-24 |
20 | Kåre J. Kristoffersen, François Laroussinie, Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: A Compositional Proof of a Real-Time Mutual Exclusion Protocol. TAPSOFT 1997: 565-579 | |
19 | Kim Guldstrand Larsen, Wang Yi: Time-abstracted Bisimulation: Implicit Specifications and Decidability. Inf. Comput. 134(2): 75-101 (1997) | |
18 | EE | Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: UPPAAL in a Nutshell. STTT 1(1-2): 134-152 (1997) |
1996 | ||
17 | Johan Bengtsson, W. O. David Griffioen, Kåre J. Kristoffersen, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: Verification of an Audio Protocol with Bus Collision Using UPPAAL. CAV 1996: 244-256 | |
16 | Johan Bengtsson, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: UPPAAL in 1995. TACAS 1996: 431-434 | |
1995 | ||
15 | Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: Model-Checking for Real-Time Systems. FCT 1995: 62-88 | |
14 | Johan Bengtsson, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi: UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. Hybrid Systems 1995: 232-243 | |
13 | Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: Diagnostic Model-Checking for Real-Time Systems. Hybrid Systems 1995: 575-586 | |
12 | Kim Guldstrand Larsen, Paul Pettersson, Wang Yi: Compositional and Symbolic Model-Checking of Real-Time Systems. IEEE Real-Time Systems Symposium 1995: 76-89 | |
11 | Bengt Jonsson, Wang Yi: Compositional Testing Preorders for Probabilistic Processes LICS 1995: 431-441 | |
1994 | ||
10 | Wang Yi, Paul Pettersson, Mats Daniels: Automatic verification of real-time communicating systems by constraint-solving. FORTE 1994: 243-258 | |
9 | Wang Yi, Bengt Jonsson: Decidability of Timed Language-Inclusion for Networks of Real-Time Communicating Sequential Processes. FSTTCS 1994: 243-255 | |
8 | Bengt Jonsson, Chris Ho-Stuart, Wang Yi: Testing and Refinement for Nondeterministic and Probabilistic Processes. FTRTFT 1994: 418-430 | |
7 | Wang Yi: Algebraic Reasoning for Real-Time Probabilistic Processes with Uncertain Information. FTRTFT 1994: 680-693 | |
1993 | ||
6 | Kim Guldstrand Larsen, Wang Yi: Time Abstracted Bisimiulation: Implicit Specifications and Decidability. MFPS 1993: 160-176 | |
1992 | ||
5 | Wang Yi, Kim Guldstrand Larsen: Testing Probabilistic and Nondeterministic Processes. PSTV 1992: 47-61 | |
1991 | ||
4 | Uno Holmer, Kim Guldstrand Larsen, Wang Yi: Deciding Properties of Regular Real Time Processes. CAV 1991: 443-453 | |
3 | Wang Yi: CCS + Time = An Interleaving Model for Real Time Systems. ICALP 1991: 217-228 | |
1990 | ||
2 | Wang Yi: Real-Time Behaviour of Asynchronous Agents. CONCUR 1990: 502-520 | |
1988 | ||
1 | Wang Yi: Specifying Processes in Terms of Their Environments. Specification and Verification of Concurrent Systems 1988: 276-293 |