dblp.uni-trier.dewww.uni-trier.de

Amit Singh

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
15EESanket Shah, Tularam M. Bansod, Amit Singh: Design and Implementation of a Network Processor Based 10Gbps Network Traffic Generator. ICDCN 2006: 269-275
2003
14EEAmit Singh, Hakan Ferhatosmanoglu, Ali Saman Tosun: High dimensional reverse nearest neighbor queries. CIKM 2003: 91-98
13EEAmit Singh, Arindam Mukherjee, Luca Macchiarulo, Malgorzata Marek-Sadowska: PITIA: an FPGA for throughput-intensive applications. IEEE Trans. VLSI Syst. 11(3): 354-363 (2003)
2002
12EEAmit Singh, Malgorzata Marek-Sadowska: Efficient circuit clustering for area and power reduction in FPGAs. FPGA 2002: 59-66
11EEAmit Singh, Malgorzata Marek-Sadowska: FPGA interconnect planning. SLIP 2002: 23-30
10EEAmit Singh, Ganapathy Parthasarathy, Malgorzata Marek-Sadowska: Efficient circuit clustering for area and power reduction in FPGAs. ACM Trans. Design Autom. Electr. Syst. 7(4): 643-663 (2002)
2001
9EEAmit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska: Latency and Latch Count Minimization in Wave Steered Circuits. DAC 2001: 383-388
8EENobuo Funabiki, Amit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska: A Global Routing Technique for Wave-Steering Design Methodology. DSD 2001: 430-437
7EEAmit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska: Interconnect pipelining in a throughput-intensive FPGA architecture. FPGA 2001: 153-160
6EEAmit Singh, Ganapathy Parthasarathy, Malgorzata Marek-Sadowska: Interconnect Resource-Aware Placement for Hierarchical FPGAs. ICCAD 2001: 132-136
5EEGanapathy Parthasarathy, Malgorzata Marek-Sadowska, Arindam Mukherjee, Amit Singh: Interconnect complexity-aware FPGA placement using Rent's rule. SLIP 2001: 115-121
2000
4EESteven Trimberger, Raymond Pang, Amit Singh: A 12 Gbps DES Encryptor/Decryptor Core in an FPGA. CHES 2000: 156-163
3EEAmit Singh, Luca Macchiarulo, Arindam Mukherjee, Malgorzata Marek-Sadowska: A novel high throughput reconfigurable FPGA architecture. FPGA 2000: 22-29
2EEJosé Carlos Brustoloni, Eran Gabber, Abraham Silberschatz, Amit Singh: Signaled Receiver Processing. USENIX Annual Technical Conference, General Track 2000: 211-224
1999
1EEAmit Singh, Malgorzata Marek-Sadowska: Circuit clustering using graph coloring. ISPD 1999: 164-169

Coauthor Index

1Tularam M. Bansod [15]
2José Carlos Brustoloni (Jose Carlos Brustoloni) [2]
3Hakan Ferhatosmanoglu [14]
4Nobuo Funabiki [8]
5Eran Gabber [2]
6Luca Macchiarulo [3] [13]
7Malgorzata Marek-Sadowska [1] [3] [5] [6] [7] [8] [9] [10] [11] [12] [13]
8Arindam Mukherjee [3] [5] [7] [8] [9] [13]
9Raymond Pang [4]
10Ganapathy Parthasarathy [5] [6] [10]
11Sanket Shah [15]
12Abraham Silberschatz (Avi Silberschatz) [2]
13Ali Saman Tosun [14]
14Steven Trimberger [4]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)