dblp.uni-trier.dewww.uni-trier.de

Haruo Kobayashi

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
12EEHao San, Hajime Konagaya, Feng Xu, Atsushi Motozawa, Haruo Kobayashi, Kazumasa Ando, Hiroshi Yoshida, Chieto Murayama, Kanichi Miyazawa: Novel Architecture of Feedforward Second-Order Multibit Delta-Sigma-AD Modulator. IEICE Transactions 91-A(4): 965-970 (2008)
2007
11EEHao San, Yoshitaka Jingu, Hiroki Wada, Hiroyuki Hagiwara, Akira Hayakawa, Haruo Kobayashi, Masao Hotta: A 2.8-V Multibit Complex Bandpass Delta-Sigma-AD Modulator in 0.18µm CMOS. ASP-DAC 2007: 96-97
10EEHao San, Yoshitaka Jingu, Hiroki Wada, Hiroyuki Hagiwara, Akira Hayakawa, Haruo Kobayashi, Tatsuji Matsuura, Kouichi Yahagi, Junya Kudoh, Hideo Nakane, Masao Hotta, Toshiro Tsukada, Koichiro Mashiko, Atsushi Wada: A Second-Order Multibit Complex Bandpass DeltaSigmaAD Modulator with I, Q Dynamic Matching and DWA Algorithm. IEICE Transactions 90-C(6): 1181-1188 (2007)
2006
9EETakanori Komuro, Naoto Hayasaka, Haruo Kobayashi, Hiroshi Sakayori: A Practical Analog BIST Cooperated with an LSI Tester. IEICE Transactions 89-A(2): 465-468 (2006)
8EEHao San, Akira Hayakawa, Yoshitaka Jingu, Hiroki Wada, Hiroyuki Hagiwara, Kazuyuki Kobayashi, Haruo Kobayashi, Tatsuji Matsuura, Kouichi Yahagi, Junya Kudoh, Hideo Nakane, Masao Hotta, Toshiro Tsukada, Koichiro Mashiko, Atsushi Wada: Complex Bandpass DeltaSigmaAD Modulator Architecture without I, Q-Path Crossing Layout. IEICE Transactions 89-A(4): 908-915 (2006)
7EEMasafumi Uemori, Haruo Kobayashi, Tomonari Ichikawa, Atsushi Wada, Koichiro Mashiko, Toshiro Tsukada, Masao Hotta: High-Speed Continuous-Time Subsampling Bandpass DeltaSigmaAD Modulator Architecture Employing Radio Frequency DAC. IEICE Transactions 89-A(4): 916-923 (2006)
2005
6EETakanori Komuro, Naoto Hayasaka, Haruo Kobayashi, Hiroshi Sakayori: A practical BIST circuit for analog portion in deep sub-micron CMOS system LSI. ISCAS (5) 2005: 4281-4284
5EEJun Otsuki, Hao San, Haruo Kobayashi, Takanori Komuro, Yoshihisa Yamada, Aiyan Liu: Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths. IEICE Transactions 88-C(6): 1290-1294 (2005)
2004
4EEHao San, Haruo Kobayashi, Shinya Kawakami, Nobuyuki Kuroiwa: An Element Rotation Algorithm for Multi-bit DAC Nonlinearities in Complex Bandpass \Delta\SigmaAD Modulators. VLSI Design 2004: 151-156
1995
3 Haruo Kobayashi, Hiroshi Sakayori, Tsutomu Tobari, Hiroyuki Matsuura: Error Correction Algorithm for Folding/Interpolation ADC. ISCAS 1995: 700-703
2EEHaruo Kobayashi, Takashi Matsumoto, Tetsuya Yagi, Koji Tanaka: Light-adaptive architectures for regularization vision chips. Neural Networks 8(1): 87-101 (1995)
1993
1EEHaruo Kobayashi, Takashi Matsumoto, Tetsuya Yagi, Takuji Shimmi: Image processing regularization filters on layered architecture. Neural Networks 6(3): 327-350 (1993)

Coauthor Index

1Kazumasa Ando [12]
2Hiroyuki Hagiwara [8] [10] [11]
3Akira Hayakawa [8] [10] [11]
4Naoto Hayasaka [6] [9]
5Masao Hotta [7] [8] [10] [11]
6Tomonari Ichikawa [7]
7Yoshitaka Jingu [8] [10] [11]
8Shinya Kawakami [4]
9Kazuyuki Kobayashi [8]
10Takanori Komuro [5] [6] [9]
11Hajime Konagaya [12]
12Junya Kudoh [8] [10]
13Nobuyuki Kuroiwa [4]
14Aiyan Liu [5]
15Koichiro Mashiko [7] [8] [10]
16Takashi Matsumoto [1] [2]
17Hiroyuki Matsuura [3]
18Tatsuji Matsuura [8] [10]
19Kanichi Miyazawa [12]
20Atsushi Motozawa [12]
21Chieto Murayama [12]
22Hideo Nakane [8] [10]
23Jun Otsuki [5]
24Hiroshi Sakayori [3] [6] [9]
25Hao San [4] [5] [8] [10] [11] [12]
26Takuji Shimmi [1]
27Koji Tanaka [2]
28Tsutomu Tobari [3]
29Toshiro Tsukada [7] [8] [10]
30Masafumi Uemori [7]
31Atsushi Wada [7] [8] [10]
32Hiroki Wada [8] [10] [11]
33Feng Xu [12]
34Tetsuya Yagi [1] [2]
35Kouichi Yahagi [8] [10]
36Yoshihisa Yamada [5]
37Hiroshi Yoshida [12]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)