dblp.uni-trier.dewww.uni-trier.de

Nobuki Kajihara

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2001
10EETsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo, Nobuki Kajihara: Arithmetic Operation Oriented Reconfigurable Chip: RHW. FPL 2001: 618-622
9EEMasaya Iwata, Isamu Kajitani, Yong Liu, Nobuki Kajihara, Tetsuya Higuchi: Implementation of a Gate-Level Evolvable Hardware Chip. ICES 2001: 38-49
2000
8EETsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo, Nobuki Kajihara: Mapping Algorithms for a Multi-Bit Data Path Processing Reconfigurable Chip RHW. FCCM 2000: 281-282
1999
7 Isamu Kajitani, Tsutomu Hoshino, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi: An Evolvable Hardware Chip and Its Application as a Multi-Function Prosthetic Hand Controller. AAAI/IAAI 1999: 182-187
6EETetsuya Higuchi, Nobuki Kajihara: Evolvable Hardware Chips for Industrial Applications. Commun. ACM 42(4): 60-66 (1999)
5 Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Xin Yao, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi: The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing. IEEE Trans. Computers 48(6): 628-639 (1999)
4 Tetsuya Higuchi, Masaya Iwata, Didier Keymeulen, Hidenori Sakanashi, Masahiro Murakawa, Isamu Kajitani, Eiichi Takahashi, Kenji Toda, Mehrdad Salami, Nobuki Kajihara, Nobuyuki Otsu: Real-world applications of analog and digital evolvable hardware . IEEE Trans. Evolutionary Computation 3(3): 220-235 (1999)
1998
3 Hidenori Sakanashi, Mehrdad Salami, Masaya Iwata, Shogo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Tetsuya Higuchi: Evolvable Hardware Chip for High Precision Printer Image Compression. AAAI/IAAI 1998: 486-491
2EEIsamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shougo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi: A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. ICES 1998: 1-12
1996
1 Tsukasa Yamauchi, Shogo Nakaya, Nobuki Kajihara: SOP: An Adaptive Massively Parallel Computer and its Control-Data-Flow Based Compiling Method. Parcella 1996: 128-136

Coauthor Index

1Tetsuya Higuchi [2] [3] [4] [5] [6] [7] [9]
2Tsutomu Hoshino [2] [7]
3Takeshi Inuo [2] [3] [8] [10]
4Masaya Iwata [2] [3] [4] [5] [7] [9]
5Isamu Kajitani [2] [4] [5] [7] [9]
6Didier Keymeulen [2] [4]
7Yong Liu [9]
8Masahiro Murakawa [4] [5]
9Shogo Nakaya [1] [3] [8] [10]
10Shougo Nakaya [2]
11Daisuke Nishikawa [2]
12Nobuyuki Otsu [4]
13Hidenori Sakanashi [3] [4]
14Mehrdad Salami [3] [4]
15Eiichi Takahashi [4]
16Kenji Toda [4]
17Tsukasa Yamauchi [1] [2] [3] [8] [10]
18Xin Yao [5]
19Hiroshi Yokoi [2]
20Shuji Yoshizawa [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)