dblp.uni-trier.dewww.uni-trier.de

Matthew D. Jennings

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2001
4EEHuiyang Zhou, Matthew D. Jennings, Thomas M. Conte: Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW/EPIC Processors. LCPC 2001: 223-238
1998
3EEChao-ying Fu, Matthew D. Jennings, Sergei Y. Larin, Thomas M. Conte: Value Speculation Scheduling for High Performance Processors. ASPLOS 1998: 262-271
2EEEmre Özer, Sumedh W. Sathaye, Kishore N. Menezes, Sanjeev Banerjia, Matthew D. Jennings, Thomas M. Conte: A Fast Interrupt Handling Scheme for VLIW Processors. IEEE PACT 1998: 136-141
1997
1 Thomas M. Conte, Pradeep K. Dubey, Matthew D. Jennings, Ruby B. Lee, Alex Peleg, Salliah Rathnam, Michael S. Schlansker, Peter Song, Andrew Wolfe: Challenges to Combining General-Purpose and Multimedia Processors. IEEE Computer 30(12): 33-37 (1997)

Coauthor Index

1Sanjeev Banerjia [2]
2Thomas M. Conte [1] [2] [3] [4]
3Pradeep K. Dubey [1]
4Chao-ying Fu [3]
5Sergei Y. Larin [3]
6Ruby B. Lee [1]
7Kishore N. Menezes [2]
8Emre Özer [2]
9Alex Peleg [1]
10Salliah Rathnam [1]
11Sumedh W. Sathaye [2]
12Michael S. Schlansker [1]
13Peter Song [1]
14Andrew Wolfe [1]
15Huiyang Zhou [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)