dblp.uni-trier.dewww.uni-trier.de

Masahiro Fukui

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
8EETatsuya Koyagi, Masahiro Fukui, Resve Saleh: Delay macromodeling and estimation for RTL. ISCAS 2008: 2430-2433
2007
7EETakeshi Taoka, Makoto Manabe, Masahiro Fukui: An Efficient Curvature Lane Recognition Algorithm by Piecewise Linear Approach. VTC Spring 2007: 2530-2534
6EEMasahiro Fukui, Sayaka Iwakoshi, Tatsuya Koyagi: A Power Modeling and Optimization Scheme for Future Ultra Small Size Electric Systems. IEICE Transactions 90-C(10): 1900-1908 (2007)
2006
5 Masaya Yoshikawa, Masahiro Fukui, Hidekazu Terai: Immune Algorithm Processor. Computers and Their Applications 2006: 13-18
2001
4EEShuji Tsukiyama, Masakazu Tanaka, Masahiro Fukui: A statistical static timing analysis considering correlations between delays. ASP-DAC 2001: 353-358
1995
3EEMasahiro Fukui, Noriko Shinomiya, Toshiro Akino: A new layout synthesis for leaf cell design. ASP-DAC 1995
1987
2EEMasahiro Fukui, A. Yamamoto, R. Yamaguchi, Sigeru Hayama, Y. Mano: A Block Interconnection Algorithm for Hierarchical Layout System. IEEE Trans. on CAD of Integrated Circuits and Systems 6(3): 383-391 (1987)
1983
1EEShuji Tsukiyama, Ikuo Harada, Masahiro Fukui, Isao Shirakawa: A New Global Router for Gate Array LSIsi. IEEE Trans. on CAD of Integrated Circuits and Systems 2(4): 313-321 (1983)

Coauthor Index

1Toshiro Akino [3]
2Ikuo Harada [1]
3Sigeru Hayama [2]
4Sayaka Iwakoshi [6]
5Tatsuya Koyagi [6] [8]
6Makoto Manabe [7]
7Y. Mano [2]
8Resve A. Saleh (Resve Saleh, Res Saleh) [8]
9Noriko Shinomiya [3]
10Isao Shirakawa [1]
11Masakazu Tanaka [4]
12Takeshi Taoka [7]
13Hidekazu Terai [5]
14Shuji Tsukiyama [1] [4]
15R. Yamaguchi [2]
16A. Yamamoto [2]
17Masaya Yoshikawa [5]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)