Praveen K. Murthy

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

13EEMing-Yung Ko, Praveen K. Murthy, Shuvra S. Bhattacharyya: Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls. ACM Trans. Embedded Comput. Syst. 6(2): (2007)
12EEMing-Yung Ko, Praveen K. Murthy, Shuvra S. Bhattacharyya: Compact Procedural Implementation in DSP Software Synthesis Through Recursive Graph Decomposition. SCOPES 2004: 47-61
11EEPraveen K. Murthy, Shuvra S. Bhattacharyya: Buffer merging - a powerful technique for reducing memory requirements of synchronous dataflow specifications. ACM Trans. Design Autom. Electr. Syst. 9(2): 212-237 (2004)
10EEShuvra S. Bhattacharyya, Praveen K. Murthy: The CBP Parameter: A Module Characterization Approach for DSP Software Optimization. VLSI Signal Processing 38(2): 131-146 (2004)
9 Jaime H. Moreno, Praveen K. Murthy, Thomas M. Conte, Paolo Faraboschi: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2003, San Jose, California, USA, October 30 - November 1, 2003 ACM 2003
8EEPraveen K. Murthy, Etan G. Cohen, Steve Rowland: System canvas: a new design environment for embedded DSP and telecommunication systems. CODES 2001: 54-59
7EEPraveen K. Murthy, Shuvra S. Bhattacharyya: Shared buffer implementations of signal processing systems usinglifetime analysis techniques. IEEE Trans. on CAD of Integrated Circuits and Systems 20(2): 177-198 (2001)
6EEPraveen K. Murthy, Shuvra S. Bhattacharyya: Shared Memory Implementations of Synchronous Dataflow Specifications. DATE 2000: 404-410
5EEPraveen K. Murthy, Shuvra S. Bhattacharyya: A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications. ISSS 1999: 78-84
4EEShuvra S. Bhattacharyya, Praveen K. Murthy, Edward A. Lee: Synthesis of Embedded Software from Synchronous Dataflow Specifications. VLSI Signal Processing 21(2): 151-166 (1999)
3EEFelice Balarin, Luciano Lavagno, Praveen K. Murthy, Alberto L. Sangiovanni-Vincentelli: Scheduling for Embedded Real-Time Systems. IEEE Design & Test of Computers 15(1): 71-82 (1998)
2EEShuvra S. Bhattacharyya, Praveen K. Murthy, Edward A. Lee: Optimized software synthesis for synchronous dataflow. ASAP 1997: 250-262
1 Praveen K. Murthy, Shuvra S. Bhattacharyya, Edward A. Lee: Joint Minimization of Code and Data for Synchronous Dataflow Programs. Formal Methods in System Design 11(1): 41-70 (1997)

Coauthor Index

1Felice Balarin [3]
2Shuvra S. Bhattacharyya [1] [2] [4] [5] [6] [7] [10] [11] [12] [13]
3Etan G. Cohen [8]
4Thomas M. Conte [9]
5Paolo Faraboschi [9]
6Ming-Yung Ko [12] [13]
7Luciano Lavagno [3]
8Edward A. Lee [1] [2] [4]
9Jaime H. Moreno [9]
10Steve Rowland [8]
11Alberto L. Sangiovanni-Vincentelli [3]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)