dblp.uni-trier.dewww.uni-trier.de

Cheng-Tsung Hwang

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1997
8EEYann-Rue Lin, Cheng-Tsung Hwang, Allen C.-H. Wu: Scheduling techniques for variable voltage low power designs. ACM Trans. Design Autom. Electr. Syst. 2(2): 81-97 (1997)
1993
7EECheng-Tsung Hwang, Yu-Chin Hsu: Zone scheduling. IEEE Trans. on CAD of Integrated Circuits and Systems 12(7): 926-934 (1993)
6EECheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin: PLS: a scheduler for pipeline synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 12(9): 1279-1286 (1993)
1992
5EEShih-Hsu Huang, Cheng-Tsung Hwang, Yu-Chin Hsu, Yen-Jen Oyang: A new approach to schedule operations across nested-ifs and nested-loops. MICRO 1992: 268-271
1991
4EECheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin: Scheduling for Functional Pipelining and Loop Winding. DAC 1991: 764-769
3 Shi-Zheng Lin, Cheng-Tsung Hwang, Yu-Chin Hsu: Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits. ICCAD 1991: 38-41
2EECheng-Tsung Hwang, Jiahn-Humg Lee, Yu-Chin Hsu: A formal approach to the scheduling problem in high level synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 10(4): 464-475 (1991)
1990
1EECheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin: Optimum and Heuristic Data Path Scheduling Under Resource Constraints. DAC 1990: 65-70

Coauthor Index

1Yu-Chin Hsu [1] [2] [3] [4] [5] [6] [7]
2Shih-Hsu Huang [5]
3Jiahn-Humg Lee [2]
4Shi-Zheng Lin [3]
5Yann-Rue Lin [8]
6Youn-Long Lin [1] [4] [6]
7Yen-Jen Oyang [5]
8Allen C.-H. Wu [8]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)