dblp.uni-trier.dewww.uni-trier.de

Lauren Hui Chen

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2003
10EELauren Hui Chen, Malgorzata Marek-Sadowska, Forrest Brewer: Buffer delay change in the presence of power and ground noise. IEEE Trans. VLSI Syst. 11(3): 461-473 (2003)
2002
9EELauren Hui Chen, Malgorzata Marek-Sadowska, Forrest Brewer: Coping with buffer delay change due to power and ground noise. DAC 2002: 860-865
8EEArindam Mukherjee, Kai Wang, Lauren Hui Chen, Malgorzata Marek-Sadowska: Sizing Power/Ground Meshes for Clocking and Computing Circuit Components. DATE 2002: 176-185
7EELauren Hui Chen, Malgorzata Marek-Sadowska: Closed-Form Crosstalk Noise Metrics for Physical Design Applications. DATE 2002: 812-819
6EELauren Hui Chen, Malgorzata Marek-Sadowska: Incremental delay change due to crosstalk noise. ISPD 2002: 120-125
5EELauren Hui Chen, Malgorzata Marek-Sadowska: Efficient Closed-Form Crosstalk Delay Metrics. ISQED 2002: 431-436
2001
4EELauren Hui Chen, Malgorzata Marek-Sadowska: Aggressor alignment for worst-case crosstalk noise. IEEE Trans. on CAD of Integrated Circuits and Systems 20(5): 612-621 (2001)
2000
3EELauren Hui Chen, Malgorzata Marek-Sadowska: Aggressor alignment for worst-case coupling noise. ISPD 2000: 48-54
1999
2EEAshok Vittal, Lauren Hui Chen, Malgorzata Marek-Sadowska, Kai-Ping Wang, Sherry Yang: Modeling Crosstalk in Resistive VLSI Interconnections. VLSI Design 1999: 470-475
1EEAshok Vittal, Lauren Hui Chen, Malgorzata Marek-Sadowska, Kai-Ping Wang, Sherry Yang: Crosstalk in VLSI interconnections. IEEE Trans. on CAD of Integrated Circuits and Systems 18(12): 1817-1824 (1999)

Coauthor Index

1Forrest Brewer [9] [10]
2Malgorzata Marek-Sadowska [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
3Arindam Mukherjee [8]
4Ashok Vittal [1] [2]
5Kai Wang [8]
6Kai-Ping Wang [1] [2]
7Sherry Yang [1] [2]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)