5. ACAC 2000: Canberra, ACT, Australia

@proceedings{DBLP:conf/aPcsac/2000,
  title     = {5th Australasian Computer Architecture Conference (ACAC 2000),
               31 January - 3 February 2000, Canberra, Australia},
  booktitle = {ACAC},
  publisher = {IEEE Computer Society},
  year      = {2000},
  isbn      = {0-7695-0512-0},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

• Hon Nin Cheung, Li-minn Ang, Kamran Eshraghian:
  Parallel Architecture for the Implementation of the Embedded Zerotree Wavelet Algorithm. 3-8
  Electronic Edition (link) BibTeX
• Wanming Chu, Yamin Li:
  Cost/Performance Tradeoff of n-Select Square Root Implementations. 9-16
  Electronic Edition (link) BibTeX
• Lieven Eeckhout, Koen De Bosschere, Henk Neefs:
  On the Feasibility of Fixed-Length Block Structured Architectures. 17-25
  Electronic Edition (link) BibTeX
• Bernard K. Gunther:
  The Circuit Object Organization Library. 26-33
  Electronic Edition (link) BibTeX
• Chris R. Jesshope, Bing Luo:
  Micro-Threading: A New Approach to Future RISC. 34-41
  Electronic Edition (link) BibTeX
• Gareth Lee, John Morris:
  Dataflow Java: Implicitly Parallel Java. 42-50
  Electronic Edition (link) BibTeX
• T. Lund, Antonio B. Torralba, Ramón González Carvajal:
  The Architecture of an FPGA-Style Programmable Fuzzy Logic Controller Chip. 51-56
  Electronic Edition (link) BibTeX
• Bruce McClure, T. A. Au, Jadwiga Indulska:
  Adaptive Middleware for Heterogeneous Defense Networks-An Exploratory Simulation Study. 57-63
  Electronic Edition (link) BibTeX
• John Morris, Gary A. Bundell, Sonny Tham:
  A Scalable Re-Configurable Processor. 64-73
  Electronic Edition (link) BibTeX
• Partha S. Roop, Arcot Sowmya, S. Ramesh:
  Automated Component Adaptation by Forced Simulation. 74-81
  Electronic Edition (link) BibTeX
• Christian Siemers, Sybille Siemers:
  Reconfigurable Computing Based on Universal Configurable Blocks-A New Approach for Supporting Performance- and Realtime-Dominated Applications. 82-89
  Electronic Edition (link) BibTeX
• Daniel Tate, Gordon Steven, Fleur Steven:
  Static Scheduling for Out-of-order Instruction Issue Processors. 90-96
  Electronic Edition (link) BibTeX
• Adam Wiggins, Gernot Heiser:
  Fast Address-Space Switching on the StrongARM SA-1100 Processor. 97-
  Electronic Edition (link) BibTeX