dblp.uni-trier.dewww.uni-trier.de

Masao Sato

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1995
7EENozomu Togawa, Masao Sato, Tatsuo Ohtsuki: Maple-opt: a simultaneous technology mapping, placement, and global routing algorithm FPGAs with performance optimization. ASP-DAC 1995
1994
6EENozomu Togawa, Masao Sato, Tatsuo Ohtsuki: A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays. ICCAD 1994: 156-163
5 Nozomu Togawa, Masao Sato, Tatsuo Ohtsuki: A Simultaneous Placement and Global Routing Algorithm for FPGAs. ISCAS 1994: 483-486
1992
4EEToru Awashima, Wataru Yamamoto, Masao Sato, Tatsuo Ohtsuki: An optimal chip compaction method based on shortest path algorithm with automatic jog insertion. ICCAD 1992: 162-165
1991
3EEWayne Wei-Ming Dai, Raymond Kong, Masao Sato: Routability of a Rubber-Band Sketch. DAC 1991: 45-48
1990
2EEMasao Sato, Kazuto Kubota, Tatsuo Ohtsuki: A Hardware Implementation of Gridless Routing Based on Content Addressable Memory. DAC 1990: 646-649
1987
1EEWayne Wei-Ming Dai, Masao Sato, Ernest S. Kuh: A Dynamic and Efficient Representation of Building-Block Layout. DAC 1987: 376-384

Coauthor Index

1Toru Awashima [4]
2Wayne Wei-Ming Dai [1] [3]
3Raymond Kong [3]
4Kazuto Kubota [2]
5Ernest S. Kuh [1]
6Tatsuo Ohtsuki [2] [4] [5] [6] [7]
7Nozomu Togawa [5] [6] [7]
8Wataru Yamamoto [4]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)