dblp.uni-trier.dewww.uni-trier.de

Egino Sarto

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
5EEJinjun Xiong, Yiu-Chung Wong, Egino Sarto, Lei He: Constraint driven I/O planning and placement for chip-package co-design. ASP-DAC 2006: 207-212
4EEKaushik Sheth, Egino Sarto, Joel McGrath: The importance of adopting a package-aware chip design flow. DAC 2006: 853-856
2000
3EEAndrew B. Kahng, Sudhakar Muddu, Egino Sarto: On switch factor based analysis of coupled RC interconnects. DAC 2000: 79-84
1999
2 Andrew B. Kahng, Sudhakar Muddu, Egino Sarto: Interconnect Optimization Strategies for High-Performance VLSI Designs. VLSI Design 1999: 464-469
1998
1EEAndrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahul Sharma: Interconnect Tuning Strategies for High-Performance Ics. DATE 1998: 471-478

Coauthor Index

1Lei He [5]
2Andrew B. Kahng [1] [2] [3]
3Joel McGrath [4]
4Sudhakar Muddu [1] [2] [3]
5Rahul Sharma [1]
6Kaushik Sheth [4]
7Yiu-Chung Wong [5]
8Jinjun Xiong [5]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)