dblp.uni-trier.dewww.uni-trier.de

P. S. Nagendra Rao

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1998
4EEP. S. Nagendra Rao, C. S. Jayathirtha, C. S. Raghavendra Prasad: New Net Models for Spectral Netlist Partitioning. VLSI Design 1998: 406
1997
3EER. V. Raj, N. S. Murty, P. S. Nagendra Rao, Lalit M. Patnaik: Effective Heuristics for Timing Driven Constructive Placement. VLSI Design 1997: 38-45
1996
2EEM. P. Sebastian, P. S. Nagendra Rao, Lawrence Jenkins: VLSI/WSI Designs for Folded Cube-Connected Cycles Architectures. VLSI Design 1996: 276-279
1993
1 Aniruddha S. Vaidya, P. S. Nagendra Rao, S. Ravi Shankar: A Class of Hypercube-Like Networks. SPDP 1993: 800-805

Coauthor Index

1C. S. Jayathirtha [4]
2Lawrence Jenkins [2]
3N. S. Murty [3]
4Lalit M. Patnaik [3]
5C. S. Raghavendra Prasad [4]
6R. V. Raj [3]
7M. P. Sebastian [2]
8S. Ravi Shankar [1]
9Aniruddha S. Vaidya [1]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)