Paul Lieverse

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

11EEErnesto Wandeler, Lothar Thiele, Marcel Verhoef, Paul Lieverse: System architecture evaluation using modular performance analysis: a case study. STTT 8(6): 649-667 (2006)
10 Marcel Verhoef, Ernesto Wandeler, Lothar Thiele, Paul Lieverse: System Architecture Evaluation Using Modular Performance Analysis - A Case Study. ISoLA (Preliminary proceedings) 2004: 209-219
9EEVladimir D. Zivkovic, Paul Lieverse: An Overview of Methodologies and Tools in the Field of System-Level Design. Embedded Processor Design Challenges 2002: 74-88
8EEPaul Lieverse, Pieter van der Wolf, Ed F. Deprettere: A trace transformation technique for communication refinement. CODES 2001: 134-139
7EEPaul Lieverse, Todor Stefanov, Pieter van der Wolf, Ed F. Deprettere: System Level Design with Spade: an M-JPEG Case Study. ICCAD 2001: 31-38
6EEAndy D. Pimentel, Louis O. Hertzberger, Paul Lieverse, Pieter van der Wolf, Ed F. Deprettere: Exploring Embedded-Systems Architectures with Artemis. IEEE Computer 34(11): 57-63 (2001)
5EEPaul Lieverse, Pieter van der Wolf, Kees A. Vissers, Ed F. Deprettere: A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. VLSI Signal Processing 29(3): 197-207 (2001)
4EEEd F. Deprettere, Edwin Rijpkema, Paul Lieverse, Bart Kienhuis: High Level Modeling for Parallel Executions of Nested Loop Algorithms. ASAP 2000: 79-91
3EEErwin A. de Kock, W. J. M. Smits, Pieter van der Wolf, Jean-Yves Brunel, W. M. Kruijtzer, Paul Lieverse, Kees A. Vissers, Gerben Essink: YAPI: application modeling for signal processing systems. DAC 2000: 402-405
2EEPieter van der Wolf, Paul Lieverse, Mudit Goel, David La Hei, Kees A. Vissers: An MPEG-2 decoder case study as a driver for a system level design methodology. CODES 1999: 33-37
1EEPaul Lieverse, Ed F. Deprettere, Bart Kienhuis, Erwin A. de Kock: A Clustering Approach to Explore Grain-Sizes in the Definition of Processing Elements in Dataflow Architectures. VLSI Signal Processing 22(1): 9-20 (1999)

Coauthor Index

1Jean-Yves Brunel [3]
2Ed F. Deprettere [1] [4] [5] [6] [7] [8]
3Gerben Essink [3]
4Mudit Goel [2]
5David La Hei [2]
6Louis O. Hertzberger (Bob Hertzberger) [6]
7Bart Kienhuis [1] [4]
8Erwin A. de Kock [1] [3]
9Wido Kruijtzer (W. M. Kruijtzer) [3]
10Andy D. Pimentel [6]
11Edwin Rijpkema [4]
12W. J. M. Smits [3]
13Todor Stefanov [7]
14Lothar Thiele [10] [11]
15Marcel Verhoef [10] [11]
16Kees A. Vissers [2] [3] [5]
17Ernesto Wandeler [10] [11]
18Pieter van der Wolf [2] [3] [5] [6] [7] [8]
19Vladimir D. Zivkovic [9]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)