dblp.uni-trier.dewww.uni-trier.de

Christophe Jégo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
11EECamille Leroux, Christophe Jégo, Patrick Adde, Michel Jézéquel: Towards Gb/s turbo decoding of product code onto an FPGA device. ISCAS 2007: 909-912
2006
10EEIrene M. Mahafeno, Charlotte Langlais, Christophe Jégo: Reduced Complexity Iterative Multi-User Detector for IDMA (Interleave-Division Multiple Access) System. GLOBECOM 2006
9EECatherine Dezan, Christophe Jégo, Bernard Pottier, Christophe Gouyen, Loïc Lagadec: The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA. HICSS 2006
8EEErwan Piriou, Christophe Jégo, Patrick Adde, Raphaël Le Bidan, Michel Jézéquel: Efficient architecture for Reed Solomon block turbo code. ISCAS 2006
7EEErwan Piriou, Christophe Jégo, Patrick Adde, Michel Jézéquel: A Flexible Architecture For Block Turbo Decoders Using BCH Or Reed-Solomon Components Codes. ISVLSI 2006: 430-431
6 Erwan Piriou, Christophe Jégo, Patrick Adde, Michel Jézéquel: Design, Implementation and Prototyping of a Flexible Architecture Dedicated to Block Turbo Decoding. ReCoSoC 2006: 152-159
2005
5EENabil Abdelli, Pierre Bomel, Emmanuel Casseau, Anne-Marie Fouilliart, Christophe Jégo, Philippe Kajfasz, Bertrand Le Gal, Nathalie Le Heno: Hardware Virtual Components Compliant with Communication System Standards. DSD 2005: 88-95
4 Caaliph Andriamisaina, Catherine Dezan, Christophe Jégo, Bernard Pottier: Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit. ERSA 2005: 263-266
2004
3 Emmanuel Casseau, Bertrand Le Gal, Christophe Jégo, Nathalie Le Heno, Eric Martin: Reed-Solomon behavioral virtual component for communication systems. ISCAS (4) 2004: 173-176
2 Emmanuel Casseau, Christophe Jégo, Eric Martin: Synthèse architecturale d'applications temps réel pour technologies submicroniques. Technique et Science Informatiques 23(1): 35-66 (2004)
1999
1 Christophe Jégo, Emmanuel Casseau, Eric Martin: Architectural Synthesis with Interconnection Cost Control. VLSI 1999: 509-520

Coauthor Index

1Nabil Abdelli [5]
2Patrick Adde [6] [7] [8] [11]
3Caaliph Andriamisaina [4]
4Raphaël Le Bidan [8]
5Pierre Bomel [5]
6Emmanuel Casseau [1] [2] [3] [5]
7Catherine Dezan [4] [9]
8Anne-Marie Fouilliart [5]
9Bertrand Le Gal [3] [5]
10Christophe Gouyen [9]
11Nathalie Le Heno [3] [5]
12Michel Jézéquel [6] [7] [8] [11]
13Philippe Kajfasz [5]
14Loïc Lagadec [9]
15Charlotte Langlais [10]
16Camille Leroux [11]
17Irene M. Mahafeno [10]
18Eric Martin [1] [2] [3]
19Erwan Piriou [6] [7] [8]
20Bernard Pottier [4] [9]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)