dblp.uni-trier.dewww.uni-trier.de

Joseph A. Fisher

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2003
17EEJoseph A. Fisher: Moving from embedded systems to embedded computing. CASES 2003: 1
2002
16EEGiuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, Joseph A. Fisher: DELI: a new run-time control point. MICRO 2002: 257-268
2000
15EEPaolo Faraboschi, Geoffrey Brown, Joseph A. Fisher, Giuseppe Desoli, Fred Homewood: Lx: a technology platform for customizable VLIW embedded processing. ISCA 2000: 203-213
1999
14EEJoseph A. Fisher: Customized Instruction-Sets for Embedded Processors. DAC 1999: 253-257
1998
13EEJoseph A. Fisher: Very Long Instruction Word Architectures and the ELI-512. 25 Years ISCA: Retrospectives and Reprints 1998: 263-273
12EEJoseph A. Fisher: Retrospective: Very Long Instruction Word Architectures and the ELI-512. 25 Years ISCA: Retrospectives and Reprints 1998: 34-36
1997
11 Joseph A. Fisher: Walk-Time Techniques: Catalyst for Architectural Change. IEEE Computer 30(9): 40-42 (1997)
1996
10EEJoseph A. Fisher, Paolo Faraboschi, Giuseppe Desoli: Custom-fit Processors: Letting Applications Define Architectures. MICRO 1996: 324-335
1992
9 Joseph A. Fisher, Stefan M. Freudenberger: Predicting Conditional Branch Directions From Previous Runs of a Program. ASPLOS 1992: 85-95
1987
8 Joseph A. Fisher: A New Architecture for Supercomputing. COMPCON 1987: 177-180
1984
7EEJoseph A. Fisher, John R. Ellis, John C. Ruttenberg, Alexandru Nicolau: Parallel processing: a smart compiler and a dumb machine (with retrospective) Best of PLDI 1984: 112-124
6 Joseph A. Fisher, John J. O'Donnell: VLIW Machines: Multiprocessors We Can Acutally Program. COMPCON 1984: 299-305
5EEJoseph A. Fisher, John R. Ellis, John C. Ruttenberg, Alexandru Nicolau: Parallel processing: a smart compiler and a dumb machine. SIGPLAN Symposium on Compiler Construction 1984: 37-47
4 Alexandru Nicolau, Joseph A. Fisher: Measuring the Parallelism Available for Very Long Instruction Word Architectures. IEEE Trans. Computers 33(11): 968-976 (1984)
1983
3 Joseph A. Fisher: Very Long Instruction Word Architectures and the ELI-512 ISCA 1983: 140-150
1981
2EEJoseph A. Fisher, David Landskov, Bruce D. Shriver: Microcode compaction: looking backward and looking forward. AFIPS National Computer Conference 1981: 95-102
1 Joseph A. Fisher: Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Trans. Computers 30(7): 478-490 (1981)

Coauthor Index

1Geoffrey Brown [15]
2Giuseppe Desoli [10] [15] [16]
3Evelyn Duesterwald [16]
4John R. Ellis [5] [7]
5Paolo Faraboschi [10] [15] [16]
6Stefan M. Freudenberger [9]
7Fred Homewood [15]
8David Landskov [2]
9Nikolay Mateev [16]
10Alexandru Nicolau (Alex Nicolau) [4] [5] [7]
11John J. O'Donnell [6]
12John C. Ruttenberg [5] [7]
13Bruce D. Shriver [2]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)