dblp.uni-trier.dewww.uni-trier.de

Hsiao-Ping Tseng

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2001
5EEHsiao-Ping Tseng, Louis Scheffer, Carl Sechen: Timing- and crosstalk-driven area routing. IEEE Trans. on CAD of Integrated Circuits and Systems 20(4): 528-544 (2001)
1999
4EEHsiao-Ping Tseng, Carl Sechen: A gridless multilayer router for standard cell circuits using CTMcells. IEEE Trans. on CAD of Integrated Circuits and Systems 18(10): 1462-1479 (1999)
1998
3EEHsiao-Ping Tseng, Louis Scheffer, Carl Sechen: Timing and Crosstalk Driven Area Routing. DAC 1998: 378-381
2EELe-Chin Eugene Liu, Hsiao-Ping Tseng, Carl Sechen: Chip-level area routing. ISPD 1998: 197-204
1997
1EEHsiao-Ping Tseng, Carl Sechen: A gridless multi-layer router for standard cell circuits using CTM cells. ED&TC 1997: 319-326

Coauthor Index

1Le-Chin Eugene Liu [2]
2Louis Scheffer [3] [5]
3Carl Sechen [1] [2] [3] [4] [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)