dblp.uni-trier.dewww.uni-trier.de

Pierangelo Terreni

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
14EENicola E. L'Insalata, Sergio Saponara, Luca Fanucci, Pierangelo Terreni: Automatic Synthesis of Cost Effective FFT/IFFT Cores for VLSI OFDM Systems. IEICE Transactions 91-C(4): 487-496 (2008)
2007
13EENicola E. L'Insalata, Sergio Saponara, Luca Fanucci, Pierangelo Terreni: Automatic Generation of Low-Complexity FFT/IFFT Cores for Multi-Band OFDM Systems. DSD 2007: 361-368
2006
12EEPierluigi Nuzzo, Geert Van der Plas, Fernando De Bernardinis, Liesbet Van der Perre, Bert Gyselinckx, Pierangelo Terreni: A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW. DAC 2006: 873-878
11EESergio Saponara, Pierangelo Terreni: Mixed-signal design of a digital input power amplifier for automotive audio applications. DATE Designers' Forum 2006: 212-216
2005
10EEFernando De Bernardinis, Pierluigi Nuzzo, Pierangelo Terreni, Alberto L. Sangiovanni-Vincentelli: Enriching an analog platform for analog-to-digital converter design. ISCAS (2) 2005: 1286-1289
9EELuca Fanucci, Sergio Saponara, Massimiliano Melani, Pierangelo Terreni: Self-Adaptive Algorithmic/Architectural Design for Real-Time, Low-Power Video Systems. IEICE Transactions 88-D(7): 1538-1545 (2005)
2004
8 Sergio Saponara, Luca Fanucci, Pierangelo Terreni: Context-Aware Algorithmic/Architectural Solutions for Real-time Embedded Video Systems. WISES 2004: 79-90
2003
7EEFernando De Bernardinis, Luca Fanucci, T. Ramacciotti, Pierangelo Terreni: A QoS Internet Protocol Scheduler on the IXP1200 Network Platform. IWSOC 2003: 394-399
2002
6EELuca Fanucci, Massimiliano Forliti, Pierangelo Terreni: FAST: FFT ASIC automated synthesis. Integration 33(1-2): 23-37 (2002)
1999
5EEFernando De Bernardinis, Roberto Roncella, Roberto Saletti, Pierangelo Terreni, Graziano Bertini: An efficient VLSI architecture for real-time additive synthesis of musical signals. IEEE Trans. VLSI Syst. 7(1): 105-110 (1999)
1997
4EERiccardo Mariani, Roberto Roncella, Roberto Saletti, Pierangelo Terreni: On the Realisation of Delay-Insensitive Asynchronous Circuits with CMOS Ternary Logic. ASYNC 1997: 54-
3EERiccardo Mariani, Roberto Roncella, Roberto Saletti, Pierangelo Terreni: Useful Application of CMOS Ternary Logic to the Realisation of Asynchronous Circuits. ISMVL 1997: 203-208
1993
2 Maurizio Ciampa, Pierangelo Terreni, Mario Poletti: Conditions for the existence and uniqueness of DC solutions of networks containing nonlinear opamps with ideal model. ISCAS 1993: 2498-2501
1 Maurizio Ciampa, Pierangelo Terreni, Mario Poletti: Linear networks and systems polynomially depending on parameters: Behaviour of the solutions for large and small values. ISCAS 1993: 2682-2685

Coauthor Index

1Fernando De Bernardinis [5] [7] [10] [12]
2Graziano Bertini [5]
3Maurizio Ciampa [1] [2]
4Luca Fanucci [6] [7] [8] [9] [13] [14]
5Massimiliano Forliti [6]
6Bert Gyselinckx [12]
7Nicola E. L'Insalata [13] [14]
8Riccardo Mariani [3] [4]
9Massimiliano Melani [9]
10Pierluigi Nuzzo [10] [12]
11Liesbet Van der Perre [12]
12Geert Van der Plas [12]
13Mario Poletti [1] [2]
14T. Ramacciotti [7]
15Roberto Roncella [3] [4] [5]
16Roberto Saletti [3] [4] [5]
17Alberto L. Sangiovanni-Vincentelli [10]
18Sergio Saponara [8] [9] [11] [13] [14]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)