2005 | ||
---|---|---|
2 | EE | T. Saito, M. Maeda, Tetsuo Hironaka, Kazuya Tanigawa, Tetsuya Sueyoshi, K. Aoyama, Tetsushi Koide, Hans Jürgen Mattausch: Design of superscalar processor with multi-bank register file. ISCAS (4) 2005: 3507-3510 |
2004 | ||
1 | EE | Tetsuya Sueyoshi, Hiroshi Uchida, Hans Jürgen Mattausch, Tetsushi Koide, Yosuke Mitani, Tetsuo Hironaka: Compact 12-port multi-bank register file test-chip in 0.35µm CMOS for highly parallel processors. ASP-DAC 2004: 551-552 |
1 | K. Aoyama | [2] |
2 | Tetsuo Hironaka | [1] [2] |
3 | Tetsushi Koide | [1] [2] |
4 | M. Maeda | [2] |
5 | Hans Jürgen Mattausch | [1] [2] |
6 | Yosuke Mitani | [1] |
7 | T. Saito | [2] |
8 | Kazuya Tanigawa | [2] |
9 | Hiroshi Uchida | [1] |