A. Stoll

List of publications from the DBLP Bibliography Server - FAQ

1992

2 EE A. Stoll, Peter Duzy: High-Level Synthesis from VHDL with Exact Timing Constraints. DAC 1992: 188-193

1 J. Biesenack, Norbert Wehn, A. Stoll, Michael Payer: Data Part Optimizations in the CALLAS Synthesis Environment. Synthesis for Control Dominated Circuits 1992: 263-274

1992
2	EE	A. Stoll, Peter Duzy: High-Level Synthesis from VHDL with Exact Timing Constraints. DAC 1992: 188-193
1		J. Biesenack, Norbert Wehn, A. Stoll, Michael Payer: Data Part Optimizations in the CALLAS Synthesis Environment. Synthesis for Control Dominated Circuits 1992: 263-274

Coauthor Index